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Abstract
In this thesis, a robust controller comprising of a PI with phase-lead compensator for a 
DC-DC boost converter designed using classical frequency response method is presented. 
The superior performance of this controller in comparison with H<» and passivity based 
integral controllers from the literature is shown. The robustness of the controller to boost 
converter parameter deviations, disturbance magnitudes and polarity which lead to worst 
case stability is investigated. This approach offers an alternative to the traditional 
unstructured uncertainty envelop approach used in the literature.
Investigation into the nonlinearity arising from parasitic parameters in a boost converter 
is also presented in this thesis. It is shown that this nonlinearity can cause instability in 
boost converter control. This nonlinearity makes robust controller design difficult due to 
the sensitivity to disturbances. Static and dynamic voltage collapses are then studied. 
New non-iterative formulae are derived using the bilinear averaged model to calculate the 
voltage collapse point due to the parasitic parameters. Using these simple formulae boost 
converter stable operating region and disturbance limits can be calculated in the design 
phase. The use of these formulae for the design of the boost converter control system is 
studied. Static characteristics formula and the proposed controller performance are 
verified experimentally.
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Chapter 1 
Introduction
1-1 Literature Review
The objectives of the controller in PWM DC-DC converters are to guarantee the 
stability of the system while keeping the output voltage constant with zero steady state error 
along with robust dynamic behavior against load variations and line voltage perturbations. 
Also, the controller should promise robust stability and robust performance against system 
parameter changes and other operating point changes. The non-minimum phase nature of 
boost (and buck-boost) converter due to the RHP zero limits the loop bandwidth o f the 
controlled systems. However, various techniques have been developed to control the boost 
converter.
In [1] the dynamics corresponding to RHP zero have been taken as uncertain and 
included into an I/O modeling error. A reduced order estimator is used to estimate this error 
signal which is used as a feedback signal. A PI controller along with inner current loop 
control has been used. Numerical simulation results have been shown for a boost converter 
nominally rated at I22W and operating at 200 KHz for a 5 volt change in reference voltage 
(27.5 V to 32.5 V) and for 20% load change followed by 20% line voltage change. The 
simulation results for each case shows a settling time of 200 ms and 18% undershoot in 
response to disturbances. The controller has been implemented using a PC through a 
dSPACE CARD and tested for 5V step change in reference voltage. No experimental results 
have been shown for the system performance in response to load and line voltage 
disturbances. The high overshoot, long settling time and the complexity o f the developed 
technique are the main drawbacks of this method.
In [2] second order transfer function (from control input to output voltage) of the boost 
converter has been approximated by a first order transfer function so that the PID tuning 
methods used usually in process control can be applied. Different methods such as Ziegler-
Nichol's (Z-N), Equating coefficients, Internal model control, and Synthesis method [3] has 
been applied to the same boost converter used in [1], Parasitic parameters have not been 
taken into account in the model. The designed PI and PID controllers have been tested by 
simulation using only 1% load and line voltage disturbances with no experimental work. 
Simulation results, for a boost converter nominally rated at I22W  and operating at 200KHz, 
show that the PI controller designed using Synthesis method gives the best results compared 
to the other methods with overshoot of 11.7% and 150 ms settling time which is not a very 
good performance in response to only 1% disturbances. Also, the work done in [2] has not 
shown robust stability, gain and phase margin behavior in response to operating point 
changes and parameter deviations from the nominal values.
In the classical design methods such as Bode plot and Nyquist method, the controller 
reshapes the ftequency response of the loop to acquire high loop gain for a frequency 
bandwidth as wide as possible without losing the stability margins. These margins are limited 
in the case of boost converter because of RHS zero as claimed in [4,5] because high 
bandwidth which provides a good disturbance rejection will result in phase margin reduction 
leading to a conflict between the high bandwidth (disturbance rejection) and the phase 
margin (robust stability) requirements . Hence, this provided the motivation to apply Hoo 
robust control technique to the problem of boost control for the first time in [4]. 
Nevertheless, contrary to what has been stated in [4,5], it will be shown in Chapter 2 of this 
thesis that the frequency response technique can be used to design a simple controller 
consisting of a PI and a lead compensator which gives robust performance and robust 
stability better than that of the Hoo controller designed in [4,5]. The main negative aspects of 
the controller in [4,5] is that it has a high pass filter behavior, the steady state error is 
minimized but is not zero, and more unfortunately it has poor robust stability. It is shown in 
[6], that for some reasonable change in the boost component values from the nominal values 
in [4,5] (-7.5% in L, -25% in C, -40% in rc and -20% in Rioad) the phase margin reduces to 2° 
which is unacceptable. Moreover, simulations have been done for a boost converter (load of 
0.5 A at 24 V output voltage) with load disturbance of 10% and input voltage disturbance of 
only 8.33% (I V) but no experimental results are shown in [4,5]. The experimental results of 
output impedance and of audiosusceptibility have been shown in [5], In [6], p Synthesis
procedure has been used to design a robust controller to handle the uncertainties in the 
system characteristics. Uncertainties in component values are modeled as structured 
uncertainties so that they can be incorporated right into the design. The design results in a 
79* order controller which is reduced then to 2"  ^ order controller that has a high pass filter 
characteristic which in turn leads to noise amplification. No simulation or experimental 
results are shown to judge the performance of this controller in [6].
In [7] and [8], an Hoo controller has been designed for boost and buck-boost converters 
(load of 0.5 A at 24 V output voltage). Simulations and also experimental results (in [8]) are 
shown for boost converter for load disturbance of 20% (0.1 A) and line voltage disturbance 
of 25% (3 V). The authors have not discussed robust stability and robust performance against 
operating point changes and boost converter component changes from nominal values and 
have assumed that the selected weighting functions satisfy these requirements. It will be 
shown in Chapter 2 of this thesis that a simple controller consisting of a PI and a lead 
compensator can achieve the same or even better results than those in [4, 5, 6, 7, 8].
All the design procedures used in [4, 5, 6, 7, 8] modeled the load disturbance as an 
ideal current source. This is done so that the transfer function from load disturbance to output 
voltage can be derived and used later in norm minimization. This is a realistic approximation 
for small load disturbances. However, for larger load change the effect on the dynamics and 
stability margins when it is modeled as a result of resistance change is more pronounced. 
Moreover, load resistance has a direct effect on the nonlinear behavior of boost converter. 
This will be studied in Chapter 3. Due to this nonlinearity, the feedback loop will switch at 
some operating conditions from negative feedback to positive feedback leading to output 
voltage collapse as will be seen and investigated in detail in Chapter 3.
It is claimed in [9] that the RHP zero limits the loop bandwidth of the controlled system 
which in turn puts a hard limit on the achievable performance using classical Lead-Lag 
compensators. This reason is cited in [9] as the motivation to develop nonlinear and adaptive 
controllers to improve the achievable performance. Different nonlinear techniques to control 
the boost converter have been compared in [9]. Linear averaged controller (LAC), feedback
linearizing controller (FLC), passivity based controller (PBC), sliding mode controller 
(SMC), and sliding mode plus passivity based controller (SM+PBC) were examined with a 
boost converter with the following parameters: L=170mH, C=1000pF, R|oad=100D, fs= 50 
KHz, Vj=\0 V and Fo=20 V. All the investigated techniques show non-robust behavior with 
high steady state error against line voltage and load disturbances of (3 V) and (-50 D), 
respectively. A heuristic approach of adding an integral loop around the output voltage (for 
continuous control laws- LAC, FLC and PBC) was reported in [9] to remove the steady state 
error. For adaptive PBC and adaptive SM+PBC the system still shows a steady state error in 
response to load disturbance because the parameter estimate converges close but not exactly 
to the true values which induces a steady state error. Adding the integral term for the non- 
adaptive version of LAC, FLC and PBC shows more acceptable performance than that of the 
full adaptive schemes. This motivates the authors in [9] to conclude the necessity of adding 
the integral term to remove the steady state error, even in the adaptive system despite there 
being no theory to assess the stability of the closed loop for the proposed schemes. However, 
there are other major drawbacks in the proposed nonlinear techniques of [9] and these are 
summarized below;
1- The output response is constrained by the open loop time constant in PBC, 
SMC and SM+PBC.
2- Energy losses with SMC are very high as usual.
3- All the reported nonlinear techniques require current measurements through 
the inductor.
4- Steady state error in response to input voltage and load disturbances is present 
in all non-adaptive techniques.
5- Adaptive schemes have a relative high cost and there is a steady state error in 
adaptive PBC and SM+PBC.
6- There is a high frequency oscillation in the inductor current in adaptive SM, 
adaptive SM+PBC, LAC plus integral term and PBC plus integral term.
7- Finally, all of the non-adaptive controllers, adaptive controllers and non- 
adaptive plus integral term controllers, show a high overshoot and very slow 
response (100-250 ms) to load disturbances of 0.2 A which is not acceptable 
in many applications.
It will be shown that the proposed simple linear controller of this thesis can achieve a 
highly competitive performance superior to all of the nonlinear techniques of [9] with voltage 
measurements only.
Most o f the reviewed literature considered only small disturbances in the design and in 
the test o f the presented controllers. Nevertheless, for large disturbances, the boost converter 
nonlinearity is the main challenge in the analysis and design o f the robust controllers. Large- 
signal stability literature for boost converter control system analysis and design will be 
reviewed in Chapter 3.
1-2 Thesis Outline
The thesis is organized in five chapters as follows. In Chapter I two models for boost 
converter are discussed. Small-signal averaged model and large-signal discrete-time model. 
The linear small-signal model has been derived in detail and the state-space describing the 
dynamic behavior of the boost converter operating in continuous conduction mode is 
presented in this chapter. The main relations to calculate the discrete-model, which describes 
the boost behavior in both continuous and discontinuous conduction modes, are provided in 
Chapter I . A simple controller for boost converter, consisting o f PI and lead compensator, is 
introduced in Chapter 2. An easy-to-use design procedure and tuning tips based on frequency 
response are presented .The new controller is compared to Hoo controller designed in [8]. The 
proposed controller shows a superior performance to that o f the Hoo controller based on 
simulation results. Worst case stability frequency response approach to examine the robust 
stability of the boost converter control system is investigated and compared to the 
unstructured uncertainty approach used in literature. In Chapter 3, simulated responses o f the 
boost converter show that small signal analysis and even some nonlinear analysis does not 
reveal the instability problems, which can lead to output voltage collapse, caused by the 
nonlinearity inherent in boost converter in the presence of parasitic parameters. This
nonlinearity is investigated in detail in Chapter 3 and new non-iterative formulae have been 
derived, for the first time, to calculate the collapse point and the boost converter operating 
regions in terms of the boost converter parameters. Solutions to this problem have been 
suggested, and verified by simulation in this chapter to guarantee large-signal stability. Also, 
the proposed controller is compared to the passivity based integral control designed for large 
disturbances in this chapter. In Chapter 4, the proposed controller, consisting of a PI and a 
lead compensator, for a boost converter has been designed and experimentally verified. 
Chapter 5 suggests the future work and provides the main conclusions of this thesis.
1-3 Boost Converter Models
Two models have been used in this thesis to describe the dynamic behavior of the boost 
converter; small signal linear-time invariant models which are based on the state averaging 
method in [10] and [11] for continuous conduction mode of operation for boost converter, 
and the large signal discrete-time model in [12] which can be used for continuous and 
discontinuous conduction mode.
1-3-1 Boost Converter Differential Equations
Pulse-width modulated (PWM) switched power converters are nonlinear systems 
which are switched sequentially between two or more linear systems for certain time interval 
in accordance with the duty ratio. Nonlinearity arises when the time interval of switching 
depends on states. For a boost converter operating in continuous conduction mode (CCM), 
the system is switched periodically between two linear systems. For this CCM mode, the 
ratio of the time intervals is decided independently by the duty ratio. On the other hand, for a 
boost converter operating in discontinuous conduction mode (DCM), the system is switched 
periodically between three linear systems for certain time intervals. One of the intervals is 
decided by the duty ratio while the other intervals are determined by the inductor current 
state variable.
Figure 1-1 shows the traditional boost converter. The non-ideal behavior o f the 
inductor and the capacitor is modeled using r t  as the inductor resistance and rc as the 
capacitor equivalent series resistance (ESR). Also, the non-ideal effect of the switch and the
diode is modeled using ros as a MOSFET resistance when the MOSFET is ON and ro as the 
diode resistance when the diode is ON. The ideal current source at the output simulates the 
load current change. As mentioned in Section 1-1, modeling load changes as an ideal current 
source is realistic only for small load changes. However, modeling the load change in this 
way has the advantage of providing the transfer function from line voltage and load 
disturbances to the output voltage so that the infinity norm or the L2 norm of the closed loop 
from the input disturbances to output voltage can be minimized by choosing an appropriate 
controller as in Hoo and H 2 robust control techniques.
Figure 1 -2 illustrates the three possible topological configurations for the boost converter. 
It is obvious that the three systems are linear systems. For CCM the system is periodically 
switch between (a) and (b) as in the Figure 1-2 while in DCM mode the system is switching 
between ( a ) , (b) and (c) with the switching instant from (b) to (c) determined by the inductor 
current at the start o f (b). The state space model of these topological modes can be derived as 
follows:
+
Rloady Vo
f D S
Figure 1-1: Boost converter circuit
+R l o a d y  V o  ( P ^ AV/
(a) Switch ON; Diode OFF
+
(b) Switch OFF; Diode ON
ri
y w Y+
R l o a d ?  Vo ( P ^ A
(c) Switch OFF; Diode OFF
Figure 1-2: Three Topological modes o f the boost converter operating in DCM
F o r  (a):
The differential equations describing the linear system in Figure l-2(a) are:
+ '^^D s)'k  -  Viat (1-1)
C ^  + - ; ^ ( V c  + = 0
dt R load
dVc
dt
(1-2)
Xi Vi
Xj — il, X2 -  Vç, X — , u —
_Xj_ A .
then the state-space model describing the linear
X = A^x + B^u
system in Figure l-2(a) is:
= Q x  + DjW 
Where C, and D  ^ are given by:
i^ L D^S )
A  =
L
B ,=
0
L
0 - -
0
1
C(fc + Rload).
0
R load
Cijc + R-load) ^
(1-3)
(1-4)
Cx = Q R-load
+ R-load
Q R-load
+ R-load
F o r (b):
The differential equations describing the linear system in Figure 1 -2(b) are;
- v , + { r i  + r j , ) - i i + L ^  + v^  =0
dt
v ,+ C —
(1-5)
(1-6)
(1-7)
The state-space for this linear system can be obtained by substituting (1-7) in (1-6) and 
rearranging terms;
R load R loaddvc _
dt C (j(2 +  ^ ^ Cir^. +
( 1-8)
and substituting (1-8) in (1-6) and rearranging terms:
V ^ _ ..^ load • fc j
R-load R-load R-load
(1-9)
Finally, substituting (1-9) in (1-5) and rearranging terms:
dii
dt \ L  L {T ç. + Ri„ad )
h +
J
R load
\ ^ L { T c  -t- R i a a d )  J
w  + (1-10)
4 ' VyXj — i l , Xj = Vc,x = ) w —
.^2.
, (1-8), (1-9) and (1-10) can be described by
the state-space model:
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X  =  A g X  + BgU  
V, = Co% + DgW
Where Aç^ ,Bç^,Q  and Dg are given by:
(1- 11)
A.
(^i + ■ R-load
L{rc + Rioad )
R load
Ro =
]_
L
0 -
C(r^ + Rioad )
Rioad '^C
L { r c + Rioad )
Rioad
C • (r,^  + Rioad )
R load
L{Tc + Rioad )
1
C ■ (r,^  + Rig^ d )
(1-12)
Rioad '^C R load
(Tc Rioad ) R load
, -Do = 0 '^c
Rioad
For (c):
In this case both the diode and the switch are OFF , and ii=0. The differential equation 
describing the system is:
dv,c _ - 1 R load
11
1-3-2 Small-Sisnal State-Space Averased Model
For duty ratio d, the dynamics of the system working in CCM is described by Ai, Bj, 
Cl and D] in the interval dT^ , where T, is the switching period. For the remaining time 
interval (l-d)Ts, the system dynamics are described by A q, Bq, Co and Do . The state-space 
averaging is based on describing the system by one equivalent set;
X = Ax + Bw
(1-14)
= Cx4- Dw
Where A, B, C and D are given by:
A = dA^  4- (1 — d^A^
B ^ d B ^+ (\-d )B Q  
C = ( ^ C , - k ( l - %
D = dD^ 4- (1 — d^D^
Substituting equations (1-4) and (1-11) in (1-14) the averaged system is described by the 
following differential equations:
Xi
(1-16)
 + ^ +
C { r ^ + R ,^ C " ~  C (r, + )
Where d = \ - d  . Equations (1-16) can be described using state-space matrices given by:
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B =
1
L  
d - R
L{rc + Rioad )
d ■■
R load
load
+ R h a d  )
Rioad '
L  L ( jç .  + Riood ) 
0 _ ^load
C  -{Tc + Rioad )
L{Tc + Rioad ) 
1
C • (r^ ; + Ri„^  ^) ^
(1-17)
C = ■ d
R loadRioad ■
(Tc + Rioad ) Rioad
, D = Q  Rioad
Rioad
Where d = \ - d . The steady state operating point {xjo, X2o, D) can be found from (1-16) as 
follows:
^ 2  -  f l  ( ^ l o  ’ ^ 2 o  5 5  -^Ao ’ D )  -  0 (1-18)
Where Fj : Nominal line Voltage 
Vo- Desired output voltage
/ A« =0 ,
Equation (1-18) can be solved to find the unknown operating point {xio, X2o, D). It is clear 
that equations (1-16) that describe the boost dynamics are nonlinear with bilinear nature due 
to the product of control input {d duty cycle) and the states . The duty ratio d  appears as an 
input in equations (1-16). Applying the ac small-signal 
approximation: x, = Xj^  + Xj, Xj = x^  ^ -f- x^, = Fj -h Av ,^ I^  = 7 ^  -h A/„ and d  = D + Ixd,
neglecting the ac quantities beyond first order and subtracting out the dc terms, the linear 
averaged small-signal system can be derived ([10,11]). However, the linear averaged small- 
signal system can also be derived by linearizing equations (1-16) around the operating point 
using Taylor Series. The latter approach is followed in this thesis. The linear averaged small- 
signal model is given by the following linear differential equations:
13
r
X\
■
\
^ ^ + r„ ,.Z )  + ( r „ + 4 £ - ^ ) . Z )
\
■ D  • %2 + — • Av,
• X ,
- R \had
V 7c ■*■ R-load J
]_
L
+  ■
+  ■
' Rjoad _ ^
V + -^ toad y
•A/„
■(Toa
R-load \ I R-load
Mlo
'"y
• Ixd
( R load
+
Av„ =
C ( r c  + R-load )
■R,.
■D • X ,  +
V V "' d/ y
/  T. \
-1
-^ /oad ) ,
load
C { r c  + Rioad )
•A/„ +
- i ? load
C(rc + )
'•lo • Ati?
V +  -^/oad y
X; + i?load
V y
' X2 +
C(rg + )
•A/„
(1-19)
+
C(f"g + Rioad ) Mo
• ls.d
Where D = 1 - D .  By considering the control input u = à d  and the disturbance
input w =
Av,,
A/„
, the state space description of the system is given by:
X = Ax + B J w + B J w 
AVg = Cx + D, w + D jW ( 1-20)
Where:
14
A =
R„
B,=
C =
D,
C(V + RlmJ ) 
D
A R-haJ
■D
R
V ■ -^w
L Livç + Ri^j )
0 -R„
C{rc + R,^)
A • R-loaJ 77 A,
A R-lmJ
~ A • &w 
C(r,^  + )
- 1
C(V + )
D
' (^ DS To
, Bj =
Rhad ^ R-load
Ri^.i
C ( f c  + R/oad) (1-21)
The state-space described by (1-20) and (1-21) is the linear averaged small-signal 
system that describes the dynamics of the boost converter in the CCM. For boost converter 
working in DCM either the small signal model derived in [13] or the large-signal discrete­
time model in [12] can be used. However, the CCM is the common case and is the case 
discussed in this thesis. The large-signal discrete-time model will be discussed in the next 
subsection.
1-3-3 Larse-Sisnal Discrete-Time Model
A large-signal discrete-time model of the boost converter is presented in this section 
following [12]. The same boost converter circuit and topological modes shown in Figures 1-1 
and 1-2, respectively, are used to derive the discrete model assuming7^ = 0 . Hence, the 
system described by (1-3), (1-11) and (1-13) can be used considering7^ = 0 . Systems (1-3) 
and (1-11) can be combined in one matrix form given by:
x = A {S)x + B{S)- C(^)x (1-22)
Where S is an integer variable which is 1 (0) if  the switch is ON (OFF); while S = l - S  . The 
matrices A(S), B(S) and C(S) are given by:
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A(^) =
B(^)
/ 'o s+ '^ '/"o ) /"c
L
0
L
R
L(jc + R-toad )
- S - -
R load
load
C{Tc + Riggd )
L ( j c  + Rioad ) 
1
C-(^C + R i oa d )
(1-23)
C(^) = Rioad ' 
iXc + Rioad )
R load
Tc + Rioad
For DCM when z/,=0, (1-22) will be reduced to:
dvr -1
(1-24)
(ft
Two assumptions have been made to develop the discrete-time model. First assumption is 
that the duty cycle d {Q < d  < \) can be affected only once during the switching period T ,. 
The other assumption is the switching frequency is higher than the resonant frequency of the 
main inductor and capacitor in the boost circuit which is a reasonable assumption in practice.
Within the intervals of switching periods the evolution of the state vector x = v^ . ] is
described by [12] as:
l^k+d^ )T, ~R\^kT,
^{k + \)T , ~  R ^ R l^ Ç k + d i ,) ? ,  + D 3 G 2
Switch ON: d^T^
Switch OFF: (1 -c /JT ,
(1-25)
(1-26)
Where Fj, F2, F3 (state transition matrices), and Gj, G2 are given by:
F
Fj =e
F2 =e
/ox.T:
x(oxi-yjr.
x(0)A
G i= (F ]- /)A ( l) - '^ ( l)
z/- ( ! ) > ( l - 6 f j r ,
zT 9) < ( i - ^ j r ,
G2 = (7 ^ 2 -7 )^ (0 )- 'B(0)
(1-27)
(1-28)
(1-29)
(1-30)
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F, =I (1-31)
(1-32)
where k  is the switching period index. &22 in (1-32) is the element in the second row and 
second column of A(S) matrix given by (1-23) and also in (1-24). is the time taken by
inductor current to reach zero after the switch is opened at {k + d^ . )T ,. Hence,
if(Zl^  < (1 -  < i^)r, the converter is in DCM (Figure l-3(b)), otherwise it is in CCM (Figure 1-
3(a)).
(l-d)Ts
(a) CCM
ton dT,
  T  0 -d )T s
(b) DCM
Figure 1-3: Inductor Current and C and cp in continuous (a) and discontinuous (b) conduction  
mode
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can be calculated by solving the following equation [12]:
(1-33)
where
J.
«1 -  AI (—  A (0) + ) (1-34)
a , = £ , ( 0 ) ( i j ] a _ i ^ )  (1,36)
4  ^
5,(0) is the first element of the vector 5(0) given in (1-23). are the elements of the
eigenvector matrix T of A(0) and  ^ ^re the inductor current and capacitor
voltage when the switch is opened and given by (1-25). Since equation (1-33) involves 
exponential function and depends on previous state variables at the time when the switch is 
opened, it can only be solved numerically using, for example, Newton-Raphson method [12].
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Chapter 2
Boost Converter Control
In this chapter a robust controller for a boost converter operating in CCM will be 
designed using the classical frequency response design method and then compared with 
the Hoo controller designed for the same boost converter. Section 2-1 provides the 
motivation to use the classical frequency response design method over the He» design 
technique. In Section 2-2 the He» controller designed in [8] will be reviewed. Frequency 
domain design guidelines, and tuning tips based on frequency response are introduced in 
Section 2-3. Using these guidelines a controller for the same boost converter parameters 
used in [8] will be designed in this section and will be compared to the He» controller 
based on simulated performance. In Section 2-4, robustness against boost converter 
component tolerances and system disturbances, will be examined for both the He» and the 
proposed designed controllers. Also, in this section, worst case frequency response 
approach to determine robust stability of the boost converter control system will be 
investigated and compared to the unstructured uncertainty approach used in robust 
control theory.
2-1 Her, Vs. Classical Frequency Response Control Desisn for 
Boost Converter
The classical frequency response design methods are based on reshaping the 
frequency response of the closed loop system to attain high loop gain for frequency 
bandwidth as wide as possible without losing stability margins ([4, 5]). However, it is 
claimed in [4] and [5] that due to the boost converter’s non-minimum phase nature 
caused by the RHP zero, classical methods are limited because it leads to phase margin 
reduction. In other words, there is a conflict between the high bandwidth (disturbance 
rejection) and the phase margin (robust stability) requirements. However, it will be
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shown in this chapter that a simple PI along with lead compensator designed by classical 
frequency response methods can achieve better results than those of the Hoo controllers 
designed in [4, 5, 6, 7, 8]. The reasons behind the continued success of the frequency 
response methods for dealing with single-loop controller since the 1940’s are [14]:
1- “There is a clear connection between the frequency response plots and the 
experimentally collected data.
2- Engineers find these methods relatively easy to learn.
3- Graphical nature provides an important visual aid.
4- These methods supply the designer with a rich variety of manipulative and 
diagnostic aids that enable the design to be refined in a systematic way.
5- Simple rule of thumb for standard controller configurations and systems can be 
developed.”
On the other hand, robust control theory (Hoo, % , p synthesis) is unlikely to find its 
way easily into engineering practice because of its complexity [14] unless it can be 
shown that performance firom robust control theory far exceeds those provided by simpler 
techniques. To successfully use robust control theory, engineers must be familiar with 
this complex theory and how to choose the weighting functions to design the controller. 
Subsequently, the design must be tested to guarantee the system robustness which may 
lead to design iteration. Alternatively, the designer may choose initially to reduce the 
loop bandwidth to gain robustness [6, 15] then iterate. Moreover, the controller in this 
case is a result of an optimization problem which results in a controller transfer function 
where it is so difficult to interpret the function of each part of the controller for future 
tuning or diagnostic purposes. In the case of boost converter controller using a PI and 
lead compensator, the designer knows exactly the function of each part and can retune it 
against any change in the system. Moreover, as mentioned in the literature review, robust 
control techniques model the load disturbance as an ideal current source so that the 
transfer function from load disturbance to output voltage can be derived to be used later 
in norm minimization. This is a realistic approximation for small disturbances because 
changing the load resistance during the real operation by small value will not affect the
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dynamics and stability margins to a large extent; however, for larger load change the 
effect on the dynamics and stability margins when it is modeled as a resistance change is 
more pronounced.
2-2 Controller Pesi2n
Figure 2-1 shows the schematic of the boost converter used in [8] with parameters 
and nominal operating values. Figure 2-2 shows the block diagram of the boost converter 
along with the weighting functions used to design the Hœ controller in [8]. P in Figure 2-2 
is the boost converter model. Variations of input voltage, output voltage, load current and 
duty ratio are represented by Av,., Av„, A/„, and Ac/, respectively. The linear small-signal 
state-space model describing P is given by:
X = Ax +  B^w + B^u 
z  =  +  +
e = (2-1)
u =  Ke
where x = [i^  vd,z = [Av„ Atf|,w = [Av,. A/J,e = [Av„ Av,|,« = Aif and the system matrices 
calculated using (1-20) and (1-21) are given by:
A  =
^1 -
^2 -
-1823.1
2186.7
-2186/7
-103.2
B y  =
4545.5
0
87.5
■4541.3
, B, =
108680
-5140
"0.0192 0.9991" 0 -0 .0 4 " "-0.0453"
0 0 ’ -^ 11 ~ 0 0 > ^12 - 1
"0.0192 0.9991" "o -0 .04" ■-0.0453"
0 0 ; -^ 21 _1 0 ; ^ 2 2  ~ 0
(2-2)
The steady-state duty ratio D is 0.5185 for this system. K* is the 77» controller. Wvi, Wio, 
We, and Wd are the weighting functions used to weight input and output signals to 
guarantee the required closed loop transfer function in the frequency domain.
21
+
OQ
V,
12 V 220 \xFD=0.5185
24 V
fDS
O.IQ
Figure 2-1: Boost converter circuit operating at 100 KHz
W-,
Av,
Ad
W,o
Wvi
Koo
Figure 2-2: Block diagram used to design Hoo controller
The transfer functions Wyi, W,o, We, and Wd used in [8] are given by: 
= 3 (For input voltage disturbance of 3 V)
=0.1 (For output current disturbance of 0.1 A)
10"
5 + 10 -5
(Approximation of pure integrator)
2.75 X10" — ^  ^s - (To impose an upper limit tojAJj )
(5 + ;rl 0 )
The transfer function from control to output can be calculated from (2-1) and (2-2) and it 
is given by at D = 0.5185:
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^   -0.0453 (5 +1.136 X10 )^(5 -  4.437 X 10“)_________
(s + (0.9632+ 72.0105)xlO')(s + (0.9632-72.0105) xlO') ^
The frequency response of is shown in Figure 2-3. The closed-loop transfer
function matrix from w to z is defined hyT~~. The design objective is to find the 
controller Koo that minimize the infinity norm of T~~ such that
| n , ! L < r  (2-4)
where y corresponds to an optimal (y  = ) or suboptimal case < y < 1 ) [8]. The
problem of finding Koo has been solved in [8] using the hinfopt function o f MATLAB 
Robust Control Toolbox which provides the asymptotically stable controller that 
guarantees ||TL_ I^ < y  . The Hoo controller obtained in [8] is as follows:
1.87568xlQ:(f + (2.746 + 70.476) x 1 O' )(a + (2.746 -  70.476) x 1 O' ) 
s(5 + 5.167xl0^)(s + 1.13636x10^)
(2-5)
Frequency response of the loop gain using Hoo controller is shown in Figure 2-4. The loop 
gain reveals a phase margin of 47.6° and gain margin of 15 dB. The closed loop 
bandwidth in this case is 8.44 x 10  ^ rad/sec.
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Bode Diagram
Gm = -4.23 dB (at 1.22e+004 rad/sec) , FVn = -4.52 deg (at 1.57e+004 rad/sec)
4C
1
S -20
360
315
«  270
N 225
180 h-
J.135
10 10 
Frequency (rad/sec)
Figure 2-3: Frequency response of control-to- output transfer function
Bode Diagram
Gm = 15 dB (at 4.42e+004 ra d /s e c ) , = 47.6 deg (at 8-44e+003 rad/sec)
40
-40
-60
270
« 225
180
135
90
10 ‘ 10' ID 10 1010'
Frequency (rad/sec)
Figure 2-4: Loop gain frequency response using Hoo controller
2-5 Controller Desi2n Usins Classical Frequency Response 
Method (Bode Plot):
In this section a classical controller will be designed for the same boost converter in 
[8] which is discussed in the last section. The transfer function from control input to
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output {G(s) the boost converter is now given per (2-3) and the frequency
response is shown in Figure 2-3.
2-3-1 Controller Formulation
Obviously, from Figure 2-3, because of the excessive phase lag caused by the RFfP 
zero, a PI controller is not enough to provide acceptable gain margin and phase margin 
along with a reasonable bandwidth. Hence, standard classical design uses a lead 
compensator to compensate for the extreme phase lag caused by RHP zero. So, the 
controller will consist of two parts: the PI controller and a cascaded lead compensator. PI 
controller transfer function is given by:
G PI = + —S'
Practically, proportional part of the controller is physically implemented with a low-
pass filter to avoid noise amplification. Consequently, the PI controller transfer function 
is as follows:
where is the filter time constant.
The lead compensator transfer function is as follows:
1
Ty +1 r
G,.w  F  (2-7)
oTs + 1 , 1S 4------
aT
Since 0 < a  < 1, the zero -  — is always placed to the right of the pole — — in the s-
T aT
plane. The minimum value of a  is limited by the physical implementation constraints and 
it usually taken to be about 0.05 [16]. For minimum value of 0.05 the maximum phase 
lead that might be added by the lead compensator is about 65°.
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Consequently, the feedback controller will be:
(2-8)
The feedforward controller from line voltage change (V,ref- v,) to control input d  used in 
this thesis is a proportional controller with a g a in ^ , . So, the boost converter controller K  
will be:
K  = [G, K ,]  (2-9)
Figure 2-6 shows the block diagram of the controller K  along with the boost converter. 
Design guidelines to choose the controller parameters will be discussed in the next 
subsection.
Boost Converter Power
Stage
> PWM
K =
Figure 2-6: Controller diagram of the boost converter
2-3-2 Desisn Guidelines:
Simple and comprehensible tuning guidelines to choose the PI and the lead compensator 
parameters to control boost converter are given by the following procedure:
Step 1: Initially, =0  will set a pure PI controller.
Step 2: A  reasonable value for will be chosen which is not very far from unity to
minimize the proportional control effort to avoid noise amplification. Practically, it 
would be in the range between 1 and 5.
Step 3: is chosen taking into account two conflicting objectives. Firstly, K^is chosen
to attain high loop gain at low frequencies and high bandwidth as much as possible.
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Secondly, should be chosen so that the zero introduced by PI controller will roughly
cancel the -90° phase lag added by the integrator before the system phase lag starts to 
increase beyond 180° phase lag leaving the lead compensator to talce care of this 
excessive phase lag. The PI zero can be determined as follows;
1 + : ^ ^
^pi = ------- '—s s
1 + T -S
= Æ ,------^  (2-10)
where
K
(2-11)
K
Therefore, is chosen so that the zero 1/Tj,,. will be located somewhere to the left of the
phase crossover frequency guaranteeing the reduction of the -90° added by the integrator. 
Then, the frequency response (Bode plot) of (G  ,G ) will be plotted to ensure that the
appropriate values of and K. have been chosen.
Step 4: and a  are set initially to 1 and 0.05, respectively. The minimum value for a  is
chosen to acquire the maximum phase lead from the lead compensator which is 65° [16]. 
The maximum phase lead cp^  = 65° is introduced at a frequency (rad/sec.) which is the 
geometric mean of 1/T and 1 / aT  [16] and can be calculated by:
And |Gy,gj {jco\ri )| can be calculated from (2-7) as follows:
|G ;„ jO '< B jh201og(/ï:,Æ ) dB (2-13)
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Then, 6),, will be chosen as the frequency at which|G^Xyü))G(_/to) = .
Finally, T can be calculated from (2-12). In conclusion, the lead compensator initial 
design will be in three steps as follows:
1- Determine (y )| from (2-13) assuming = 1 and a  = 0.05
2- From the frequency response of Gpi(jco)G(jco), find the frequency at which
ppXJ(^)GU(^)\ = -\GieaAJ(^m)\ and consider it as
3- Calculate T  from (2-12)
Finally, the frequency response (Bode plot) of G^^Gj^^^G will be plotted to check the 
gain and phase margins.
Step 5: The pole l/T ^ o f the proportional controller filter will be initially chosen 
approximately at the corner frequency of the last break point of the asymptotic Bode plot 
of to attenuate the high frequency components. Then, the Bode plot of the
final system will be plotted to check the gain and phase margin and assess the system 
performance toward retuning the controller parameters if  there is a need.
Step 6 : The controller will be assessed based on gain and phase margins, system 
bandwidth, time response simulation of the system against the expected input voltage and 
load disturbances. Based on this assessment the controller parameters will be retuned 
using the tips given bellow.
Tuning Tips;
1- Shifting the pole 1/T^to the right in the Bode plot will slightly increase the gain
margin and phase margin because this will reduce the effect of the phase lag 
added by the pole, consequently, increasing the phase margin, phase crossover 
frequency and the gain margin. Also, shifting l/T^ will cause a very small 
decrease in the system bandwidth because 1/7), is far away to the right of the gain
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crossover frequency in the Bode plot. However, pushing the pole 1/T^to the right
will increase the high frequency components in the system leading to a higher 
noise transmission in the practical system.
2- Shifting £0 „, slightly to the right will increase the gain and phase margins because 
it will shift the phase crossover frequency to the right which increases the gain 
margin, and shift the gain crossover frequency to the left increasing the phase 
margin. However, shifting the gain crossover frequency to the left means 
decreasing the system bandwidth.
3- When phase lead greater than 65° is needed, the gain crossover frequency should 
be shifted a little to the left to avoid the region where the phase lag is too high. 
This can be done by choosing < 1 and then recalculating co^  using Step 4.
4- When changing K. vastly during retuning, should be changed by the same ratio 
to guarantee that Step 3 second objective is fulfilled.
2-3-3 Controller Desisn:
The design procedure and tips will be used in this section to design the controller 
for the boost converter in [8] for which the control-to-output transfer function and 
frequency response are given by (2-3) and Figure 2-3, respectively. The design is carried 
out in the following steps:
1- let Tp = 0 , choose = 2. It is obvious from Figure 2-3 that the phase lag of the
system starts to increase beyond 180° at 12.2x10^ rad/sec. Choosing 
Æ, = 4300 (1/sec) will locate the PI zero at 2.15x10^ rad/sec which compensates
for most of the phase lag added by the integrator and produces a reasonable high 
gain at low frequencies (reasonable bandwidth). Figure 2-7 shows the Bode Plot 
of G, G^ andGpjG . It is clear from Figure 2-7 how the zero of the PI
compensates for the -90° added by the integrator.
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2- For = land  a  = 0.05, \Gi^^j(jco,„)\is calculated using (2-13) and it is given 
by:
|G,««y(ymj| = -13 dB 
From the frequency response of (Figure 2-7):
(7 <y)G(7 <y)| = -|G;^„^(7 <y„,)| = 13 dB at <y s  10.6 x 10  ^ rad/sec
Considering = 10.6x lO^rad/sec, 1/T will be calculated using (2-12) with a =0.05 
as :
Y  = = 2370.23 rad/sec
So that, the lead compensator will have a zero at - 1 /T  = -2370.23 rad/sec and a pole 
at - 1 /  aT  = -47404.64 rad/sec. This completes the lead compensator primary design. 
Figure 2-8 shows the frequency response ofG^,G G^,G^^G and the gain
margin and phase margin of G ^ ^ G ^ G . The figure shows that the gain crossover 
frequency (10.5x10^ rad/sec) is so close to what is expected above (10.6x10^ rad/sec).
Bode Diagram
Gpi Gpi’G
;..
V - i - i . ; . ; .
-20
-40
350
270
180
-90
1 0 ' 10 10 10 
Frequency (rad/sec)
10 10
Figure 2-7: Frequency response of G, G . andG^G
30
Bode Diagram
Gm =17.1 do  (at 9.43e+004 rad/sec) , Rm = 56.1 deg (at 1 .OSe+004 rad /sec)
Gpi*G Glead Gpi'Glead’G
CO2.
I
f
-20
-40
360
270
10 “ 10 10 10'  
Frequency (rad/sec)
10 10
Figure 2-8: Frequency response ofG  G .,G ;^G
3- The only remaining parameter to choose is 1/Tp which according to Step 5 will be 
located roughly at the comer frequency of the last asymptote in the frequency 
response. Using Figure 2-8, 1/7^ will be located at 0.1x10^ rad/sec which is the 
corner frequency o f the last asymptote. The ensuing controller will be called 
Gg]to compare it to other retuned controllers. This controller is shown in 
Table 2-1 as a part of the controller Ki.
Figure 2-9 shows the loop gain of the resultant system controlled by G ,^ which
demonstrates a gain margin of 12.3 dB, phase margin of 50.2°, and bandwidth of 
10.6x10^ rad/sec
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Bode Diagram
Gm= 12.3 dB (at 4.13e+004 rad/sec), Rn = 50.2 deg (at 1.06e+004 rad/sec)
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3 4 5 6
1 0 ' 10 10 10 10
Frequency (rad/sec)
Figure 2-9: Loop gain frequency response o f the controlled system
4- As mentioned in Step 6, the controller assessment will be based on the ensuing 
gain margin, phase margin, bandwidth of the system and the simulated time 
response. It is quite obvious that the gain and phase margin values and bandwidth 
of the system using the controller G^ ,, are quite reasonable. However, gain margin 
and phase margin can be increased using Tip 1 and Tip 2 as follows:
a) According to T ipi, margins can be increased a little by shifting the pole 1/Tp to the 
right of the Bode plot. By shifting HTp from 0.1x10^ to 0.25x10^ rad/sec, the new 
controller G^; is obtained. This is shown in Table 2-1 as a part of the controller K2 .
Figure 2-10 shows the frequency response of the loop gain using the Controller 
Gc2 - It is clear from the figure that the gain margin increased from 12.3 dB to 14.1 dB 
and phase margin increased from 50.2° to 53.7°.
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Bode Diagram
Gm= 14.1 dB (at 5.55e+004 rad/sec) , Pm = 53.7 deg (at 1.05e+004 rad/sec)
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Figure 2-10; Loop gain frequency response in the controlled system
b) Consistent with Tip 2, the gain and phase margin can be increased by shifting 
to the right but this will be done at the expense of decreasing the bandwidth. It can 
be seen that by shifting to the right from 10.6x10^ rad/sec to 14.5x10^ rad/sec, the 
controller G^j will produce a loop gain frequency response (Figure 2-11) very close 
to that of the Hoo controller designed in [8] and discussed in the previous section. G^j 
parameters are given in Table 2-1 as a part of the controller K 3 .
Figure 2-11 shows the loop gain frequency response of Hoo controlled system and 
G^3 controlled system along with the gain and phase margins for the G^j controlled 
system which shows the close match between the two controllers with slightly larger 
gain and phase margins in case.
33
Bode Diagram
Gm = 15.1 dB (at 4.75e+004 ra d /s e c ) , Rm = 50 c ] (a t  8 .376+ 003  ra d /s e c )
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Figure 2-11: Loop gain frequency response of Hoo controlled system and 
G^3 controlled system
The forward control gain (K ^)  has been chosen by experience and based on 
simulation results as -  K ^2 ~ 0.042 while has been chosen the same as the feed 
forward gain used in the Hoo controller in [8] which is 0.039 to show the match in the time 
response between the two controllers. Hence, the three controllers are given by;
= k ,  K „ \  
K . , l
K ,= [G ^, K j
(2-14)
Table 2-1
Controller K.
K , K 1 /T p K c a 1 / T
K i 2 4300 0.1x10® 1 0.05 2370.23 0.042
K2 2 4300 0.25x10® 1 0.05 2370.23 0.042
Ks 2 4300 0.1x10® 1 0.05 3249.61 0.039
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2-3-4 Simulation Results:
Simulation has been carried out using MATLAB Simulinlc environment. The boost 
converter power stage dynamic behavior was simulated using S-Function. There are three 
different sets of the differential equations describing the three topological modes of the 
boost converter. However, instead of using the averaged and linearized approximated 
model, S-Function allows solving the corresponding differential equations based on 
switch status and conduction mode. Hence, the S-Function will describe dynamic 
behavior o f the boost converter using different sets of differential equations combined by 
(1-22), (1-23) and (1-24) based on switch status and conduction mode.
Boost converter parameters used in the simulation are shown in Figure 2-1 with a 
switching frequency of 100 KHz. An input voltage disturbance of 3 V (25%) over a line 
voltage o f 12 V and a load disturbance of 0.1 A ( = 20% ) over an average load current of 
0.545 A were used in simulation to test the controllers. These disturbance values used in 
simulation are the same as those used in [8] to compare the controller designed using 
classical frequency response method with the Hw controller designed in [8].
A load perturbation of 0.1 A is introduced at t=0.01s and -0.1 A at t=0.018s. 
Similarly, input voltage perturbation of -3 V is introduced at t=0.01s and +3 V at 
t=0.018s. All of the four controllers K;, K2, K3 , and were used in the simulation to 
compare performance of these controllers.
Figure 2-12 and Figure 2-13 show the response of the systems controlled by Hoo and 
K3 against the mentioned disturbances. As expected from the well matched frequency 
responses of the two systems, the time responses are also close indicating the ability of 
the frequency response design method to produce a controller similar to the Hoo 
controller.
Figure 2-14 and Figure 2-15 show the response of the systems controlled by Hoo and 
Kj against the load and input voltage perturbations. The responses show a superior 
performance of Kj controller to the LL controller in terms o f settling time and damping 
behavior. Also, the value of = 0.042 produces better disturbance rejection for
line voltage disturbance than that of -  0.039used in [8].
Finally, performance of Kj and K2 controllers for load and line voltage disturbances 
is shown in Figure 2-16 and Figure 2-17. Recalling that K2 parameters are the same as
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those of Ki except that 1/Tp is shifted to the right from 0.1x10^ rad/sec in Ki to 0.25x10^ 
rad/sec in K2 , the response of the system controlled by K2 shows less damping illustrated 
by the larger overshoot. As mentioned before, this is already expected because shifting 
1/Tp to the right will increase the high frequency components in the output response. 
Thus, Figure 2-16 and Figure 2-17 are shown to illustrate the effect of shifting 1/Tp 
further to the right during retuning process.
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Figure 2-12: Simulated output behavior for load disturbance
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Figure 2-13: Simulated output behavior for line voltage disturbance
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Figure 2-14: Simulated output behavior for load disturbance
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Figure 2-15: Simulated output behavior for line voltage disturbance
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Figure 2-16: Simulated output behavior for load disturbance
nr :
0,008  0,01 0 .012  0 ,014  0 .016  0 .018  0 .02  0 .022  0.024
Time (s)
0 .008  0.01 0 .012  0 ,014  0 .016  0 .016  0 .0 2  0 .022  0,024
Time (5)
(a) Ki Controller (b) K 2 Controller
Figure 2-17: Simulated output behavior for line voltage disturbance
To summarize, the simulations demonstrate the superiority of Ki controller over the other 
designed controllers and the FL controller, Ks and FF» controllers produce very close 
responses and margins as expected by their frequency responses, K 2 controller is used 
only to illustrate the effect of pushing the pole 1/Tp further to the right in the Bode plot 
during the retuning process.
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2-4 Robust Stability:
Robust stability of the designed systems against input voltage disturbance, load 
disturbance and boost converter parameters uncertainty will be examined in this section. 
Boost converter components variations and system disturbances that will be used to 
investigate the robustness of the system are given in (2-15).
C -C n ±  AC 
L=Ln ± AL 
R r  Vi„ ±AVi 
Io ~  Ion ^  AIo
(2-15)
Where C„, Ln, Vm and Ion are the nominal values of C, L, V, and Ig. Frequency responses 
of the uncertain system controller by Kj in Section (2-3) corresponding to all combination 
of parameter variations and system disturbances (nominal and limit values) given in (2- 
15), with AC, AL, AIq=20% and AC,-=25% from the nominal are shown in Figure 2-18. 
Using this combination of frequency responses it is too hard to determine robust stability. 
However, two approaches are available in robust control theory to determine the 
robustness of linear systems. Unstructured uncertainty is the most common approach. In 
this approach, the variation in the uncertain system frequency response is modeled using 
frequency dependent weighting functions.
Bode Diagram
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Figure 2-18: Frequency responses o f the uncertain systems (controlled by Kj) 
subsequent to the parameters variations and disturbances (nominal and limit values)
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The conservative result is the main drawback of this approach [6, 15] because of the 
following two reasons:
1- The controller will be designed to accommodate for a conservative level of 
uncertainty which is larger than what is really needed to represent physical 
parameter variations and system disturbances variations [6].
2- Uncontrolled phase variability [15] because this method is based on fitting 
the envelope magnitude of the relative error, between the nominal and the 
uncertain frequency responses, to a weight transfer function without any 
attention to the phase.
The second approach is the structured uncertainty approach developed in [6]. In this 
approach boost component variations are modeled as a structured uncertainty to be used 
in the initial design steps to avoid the conservativeness of the unstructured uncertainty 
approach. The main drawback is the complexity of the method which is based on 
complicated matrix decompositions. Further, [6] does not include the line voltage 
perturbations in the analysis. To avoid the drawbacks of the previous two methods, 
simple robustness test is proposed and presented in the next section.
2-4-1 Worst case Stability Frequency Response Approach:
The effect o f each parameter variation and system disturbance on the dynamics of 
the boost converter closed loop system has been investigated to obtain a certain set of 
variations that lead to the worst case stability frequency response, in terms of gain and 
phase margin. This parameter variation set is given by (2-16)
C = C n -  A C
Ln + AL 
Ur=Uin-AU/
Io ~  Ion 1" A Iq
Any change in the conditions (2-16) will result in a more stable system, larger phase 
and gain margin. Investigating the stated conditions in (2-16) shows that negative line
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disturbance and positive load disturbance will increase inductor current in the regulated 
system and the inductance value is expected to decline, due to the flux saturation effect of 
the inductor, or at least stay at its nominal value rather than increase as postulated. So 
that, conditions in (2-16) are not expected to happen concurrently. However, in practice it 
is hard to predict the nominal value of the inductance and a range for inductance value is 
usually supplied by the manufacturer; hence, it is safer to use the conditions in (2-16).
Boost converter parameter variations and disturbances used to examine the 
robustness of the system designed in Sections (2-2) and (2-3) are given by:
C=220pF±20%
L=220pH±20%
H,=12V±25% = (12±3V)
lo =0.545A±20% = (0.545±0.1 A), which is equivalent to Rioad range of [37.183Q, 53.90]
Hence, Figures 2-19, 2-20 and 2-21 show the frequency response along with gain and 
phase margins for the worst case stability for systems controlled by Ku K3 and Hoo, 
respectively. All figures show stable systems with gain and phase margins given in Table
2-2. Therefore, the three systems are robustly stable against the given parameters 
uncertainty and the given small disturbances when examined with frequency response 
technique.
Table 2-2
Controller Gain Margin (dB) Phase Margin ( °)
Ki 5.78 31.2
Ks 8.52 31.8
Hoo 8.23 28.3
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Bode Diagram
Gm = 5.78 dB (at 2,13e+004 ra d /s e c ) , Rn = 31.2 deg (at 8.46e+003 rad/sec)
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Figure 2-19: Worst case stability margins for Kj controlled system
Bode Dagram
Gm = 8.52 dB (at 2,35e+004 ra d /s e c ) , Fm = 30,8 deg (at 6.57e+003 rad/sec)
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Figure 2-20: Worst case stability margins for K3 controlled system
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Bode Dagram
Gm= 0.23 dB (at 2.16e+004 ra d /s e c ) . Ffn= 28.3 deg (at 6.64e+003 rad/sec)
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Figure 2-21 ; Worst case stability margins for Hoo controlled system
Robust performance is examined for the worst case frequency response by applying a 
load perturbation of 0.1 A (20%) at t=0.01s followed by line voltage perturbation of -3V 
(25%) at t=0.018s for the boost converter in Figure 2-5 with C = 176pF (220pF-20%) 
and L= 264pH (220pH + 20%). Figures 2-22, 2-23 and 2-24 show the system 
performance for the worst case for systems controlled by K}, K3 and respectively.
24,15
24.05
23.95
23.85
0.008 0.01 0.012 0.014 0.016 0.018 0.02 0.022 0.024
Time (s)
Figure 2-22: Vq performance of the worst case stability for system controlled by Ki, 
20% load disturbance at 0.01s followed by 
25% line voltage disturbance at 0.018s
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Figure 2-23 : Vq performance of the worst case stability for system controlled by K3 , 
20% load disturbance at 0.01s followed by 
25% line voltage disturbance at 0.018s
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Figure 2-24: Vo performance of the worst case stability for system controlled by 
2 0 % load disturbance at 0.01s followed by 
25% line voltage disturbance at 0.018s
Again, K3 shows a similar or slightly better performance than that o f and K/ shows 
robust performance which is superior to K 3 and H«, for small disturbances.
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2-4-2 Unstructured Uncertainty Avvroach:
In this section, multiplicative input uncertainty will be used to determine robust 
stability of the boost converter control systems designed in Sections 2-2 and 2-3. Figure
2-25(a) shows the boost converter control system block diagram with the presence of the 
multiplicative input uncertainty used to model the uncertainty in the system parameters 
and system disturbances. Figure 2-25(b) shows the augmented block diagram of the 
system that will be used to determine the robust stability using p analysis for robust 
stability.
(a)
Ua « Ua
(b)
Ya
Figure 2-25; Block diagram of the boost converter system in the presence of 
multiplicative input uncertainty
Where:
> (2-17)
Wm(j(o)'. Multiplicative uncertainty weight 
G(jœ) : Nominal boost converter transfer function 
GpO'co) : Perturbed transfer function 
liijco) : Relative error
A(jo)) : Stable transfer function with max cr[A(y®)] < 1
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An uncertain system is stable if [17]
max //X 7G ))<1 (2-18)
wbere;
min{0:(A):AEA, det(7-jWA) = 0}
and a is tbe maximum singular value.
Tbe same boost converter component deviations and system disturbances limits 
used in Section 2-4-1 will be used bere to determine tbe robust stability using tbis 
approach. Corresponding to these uncertainties, tbe magnitude of tbe relative errors and 
tbe multiplicative uncertainty (W„) frequency response are shown in Figure 2-26. It is 
quite obvious that tbe magnitude of Wm represents tbe envelope of tbe magnitude of tbe 
relative errors, taking into account only tbe maximum outcoming magnitude of tbe 
relative errors and without any consideration for phase variability of tbe Wm which are tbe 
main reasons for tbe conservative results of tbis method. Tbe multiplicative weight 
transfer function Wm (tbe envelope) is represented by tbe 8* order transfer function, 
calculated following steps in [18], and given by:
^  0.6835* + 1.753 * 10'.;" + 8.75 * 1 0 ' /  + 2.671 * 10'".;' + 2.186 * 1 0 " /  + 9.308 * +1.676 * 10" a ' + 2.783 * 10* a + 9.79 *10=°
" ~ 5“ + 1.849»10*5’ + 1.011»10"’5‘ + 2 .481*10“'5* + 1.812»10“ 5'‘ + 7.794*10*'5* + 2.141*10“ 5" + 3 .113»10“ 5 + 3.143*10’'
(2-21)
Tbe Pa analysis for robust stability for systems controlled by Ki, K 3 and Hoa 
controllers, and according to tbe mentioned uncertainties, is illustrated in Figure 2-27. As 
can been seen from Figure 2-27 tbe three systems are not robustly stable according to tbis
approach because rnax (Ja) > 1 for certain range of frequency. Tbe controllers should
be redesigned to guarantee tbe robust stability. As an example, tbe controller gain of Kj  
(Table 2-1) will be reduced by using Kp=0.25 and W,=900, with tbe same lead 
compensator parameters. Tbis new controller is referred to as K 4 . Tbe pa analysis for 
robust stability for systems controlled by K 4, is illustrated in Figure 2-27(d).
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Uncertainty weight W  (ja) and relative errors /. dm)
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m (rad/sec)
Figure 2-26: Uncertainty weight and relative errors
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(a) Ki Controller (b) Ki Controller
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(a) F/oo Controller 
Figure 2-27: |Ia analysis for robust stability
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As can bee seen from Figure 2-27(d) the peak of Pa for the system controlled by 
K4 is 0.9869 and occurs at co=3709 rad/sec. Therefore, the system is robustly stable, 
according to this approach, for the investigated uncertainties and
for max 0^[A(/û))l < --------  =1.0133
0.9869
Now, the performance of the controllers Ki and K4 will be compared based on the 
worst case parameters and disturbances that can happen. Figure 2-28 presents the 
simulation results corresponding to the worst case stability conditions set discussed in 
Section (2-4-1). Practically, both controllers are robustly stable; however, controller K 4 
shows a much poorer response than Ki because of the conservative unstructured 
uncertainty approach used to examine robust stability which applies conservative virtual 
restrictions that can not happen in reality, on the design of the controller.
0.02 0.025
Time (s)
24.3
24.1
0.015 0.025
Time (s)
(a) Ki Controller (b) K 4 Controller
Figure 2-28: Output voltage performance of the worst case stability
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Chapter 3 
Parasitics and Voltage Collapse o f  
the Boost Converter
Most o f the reviewed literature and the boost converter controllers designed in 
previous chapters considered only small disturbances in the design and in the test of the 
control system. For large disturbances, the boost converter nonlinearity is the main 
challenge in the analysis and design of the robust controllers. The nonlinearity arising 
from parasitic parameters in a boost converter is investigated in this chapter. It is shown 
that this nonlinearity can cause a serious instability problem for boost converter control 
because it makes robust controller design difficult due to the sensitivity to disturbances in 
the presence of parasitic parameters. Static and dynamic voltage collapse is studied. New 
non-iterative formulae are derived using the bilinear averaged model to calculate the 
voltage collapse point due to the parasitic parameters. Using these simple formulae boost 
converter operating region and disturbance limits can be calculated in the design phase. 
The use of these formulae in the design of the boost converter control system is studied. 
Boost converter disturbance and operating limits calculated using the derived formulae 
are verified using switched nonlinear circuit model based simulations. Also, in this 
chapter, a passivity based integral control designed for large disturbances will be 
investigated and compared to the proposed controller o f Section 2-3.
3-1 Introduction
Boost converter nonlinearity is the main challenge in the analysis of the boost 
converter behavior and in the design of appropriate robust controllers. To avoid the 
difficulty of designing the controller for the nonlinear converter, small-signal linear 
models are widely used for design purposes and the boost converter is linearized around a 
chosen operating point. However, these linear models are valid only for a small region
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around the operating point where the disturbances are small compared to the operating 
point values. The small-signal linear model can not give reliable information about the 
system performance for large disturbances. Large-signal stability analysis and control 
design has been investigated in [19, 20, 21, 22, 23].
In [19], the instabilities of the boost converter caused by large variations of system 
parameters are investigated using multiple-parameter, bifurcation-theory oriented 
approaches for the special case of full state-feedback control. It is shown that, both static 
bifurcation (jump phenomenon) and dynamic bifurcation (limit cycles) can occur at 
critical points.
Large-signal stability analysis and design is also discussed in [20, 21, 22]. Linear 
state-feedback control is assumed in these papers as it leads to simple derivation of the 
closed loop model of the system making it conducive to apply the stability condition and 
obtain the feedback gains to guarantee large-signal stability. However, the designed 
linear state-feedback regulators exhibit poor regulation and slow response and therefore 
cannot be used in practice. The requirement of continuous current measurements for 
state-feedback controllers adds to the cost of the controllers for such converters. In [23], a 
passivity based principle has been used as in [22] but with additional integral control to 
produce a nonlinear controller to guarantee global stability and zero steady state error. 
Nevertheless, the polarity of the applied input voltage and load disturbances to examine 
the stability for large disturbance are in a direction that pushes the system towards a more 
stable region. This cannot reveal the robust performance of the system for practical 
disturbances that might excite the boost converter nonlinearity leading to instability as 
will be seen in Section 3-5-2.
Beside bilinear dynamic nature of boost converter, the duty-cycle (control) 
saturation between 0 and 1 is also considered as a source of nonlinearity in [20, 22, 23]. 
This reason motivated authors in [22, 23] to include control saturation in the analysis and 
in the designed control law. However, as will be shown in this thesis the more critical 
type of nonlinearity in a boost converter is caused by the parasitic parameters of the boost 
converter which leads to instability under certain operating conditions rather than due to 
control saturation. This problem was introduced as a power balance problem in the low- 
input voltage, low-power context in [24] and shown to lead to a voltage collapse at the
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output of the boost converter. An approximate quadratic power balance equation was 
used to calculate the collapse point in an iterative manner in [24]. The equation is solved 
for input current iteratively using different values of line voltage until the roots become 
complex indicating non-existence of solution for a certain value o f line voltage. This line 
voltage defines the voltage collapse condition for the boost converter.
The terms “global stability”, “large signal stability” and “large disturbance” have 
been used in [19, 20, 21, 22, 23]. However, it is impossible to guarantee global stability 
for a boost converter with perfectly regulated output voltage. As will be shown in this 
chapter boost converter system stability can be guaranteed only for a limited operating 
region. The operating region limit is governed by nonlinearity arising from parasitic 
parameters and load resistance. Based on these limits the “large disturbance” scale can be 
defined for each boost converter.
Boost converter nonlinearity due to parasitic parameters can cause serious stability 
problem for input line voltage disturbance, particularly when the line voltage falls and the 
load current drawn from the converter increases. The boost converter can become 
unstable for an operating point with a duty cycle between 0 and 1 when subjected to such 
disturbances. The nonlinearity caused by control effort saturation between 0 and 1 is not 
as serious as the nonlinearity due to the parasitic parameters. This nonlinearity will be 
investigated in detail in this chapter and non-iterative formulae will be derived using the 
bilinear averaged model to calculate the voltage collapse point. Based on the derived 
formulae, the disturbance and operating limits for any boost converter can be calculated 
independent of the controller used.
3-2 Illustrative Example:
A  boost converter (Figure 1-1) operating in continuous conduction mode is used to 
investigate the parasitic nonlinearity and to verify the derived formulae with Fj=12V, 
Fo=24V, rL=0.33Q, ros=0.1Q, rc= O.IQ, ro=0.1Q, L=220pH, C=220pF, and switching 
frequency of 50 kHz. Different values for load resistance are used throughout this 
analysis to show the crucial effect of load on the boost converter operating and 
disturbance limits.
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A robust controller consisting of PI and lead compensator along with feedforward 
gain on line voltage change, has been designed following the design guidelines in 
Section 2-3, to guarantee robustness against a wide range of load variations and line 
voltage changes. This controller is given by:
20370 (5+ 2370X^ + 1816) ^
+ 1 X lO^Xf + 4.74 X  lo"^ )
(3-1)
This controller ensures gain and phase margins of 32.8 dB and 108°, respectively, 
for fl. The closed loop performance of the controller and the boost converter is
examined for a line voltage disturbance of -6V (50%) and a load disturbance of 63% 
applied as an Rioad step change of -17D .Simulation is done using the boost converter 
PWM switched nonlinear circuit model using S-Functions in MATLAB-Simulink 
environment. In Figure 3-1, a disturbance of -6V is applied at t=0.03s and +6V at 
t=0.05s. In Figure 3-2, a load disturbance of -17 Ü is applied at t=0.03s and +17 Q. at 
t=0.05s. The good large disturbance rejection by the controller in terms of overshoot and 
settling time is evident in these Figures.
However, to examine the effect of both load resistance and line voltage change, a 
load disturbance of -17D is applied at t=0.02s followed by a line voltage disturbance of - 
5.7 V is applied at t=0.035s in Figure 3-3. The boost converter is now unstable, even 
though the open-loop system of controller and the linearized boost converter model for a 
load of 210. and line input voltage of 6.3V indicates stablility with gain and phase 
margins of 10.3dB and 33.1° respectively. The linear model cannot predict the voltage 
collapse!
A closer look at Figure 3-3 illustrates that the system is trying to recover but at 
some point it starts to collapse and the duty-cycle reaches 1 eventually. The point at 
which the duty cycle reaches 1 and stays at 1 is evident in Figure 3-3 at t=0.0428s where 
the trace starts to have no fuzziness on it. The collapse thus started before the duty ratio 
reached 1. This motivates the investigation into the static characteristics o f the boost 
converter.
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Figure 3-1 : Output voltage performance for line disturbance, ±6V
2*-—— ■■-r--' " 1....- ............1------------------1----------------1----------------1----------------— -
/V -
-
20- -
Figure 3-2: Output voltage performance for load disturbance, ±170
Figure 3-3: Output voltage performance for load disturbance and input voltage 
disturbance leading to voltage collapse
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3-3 Static Characteristics Considering Parasitic Parameters
The static characteristic of the boost converter in the presence of parasitic 
parameters is derived in this section using the bilinear averaged model. The steady-state 
static characteristics of the boost converter are described by equations (1-18). These 
equations, with D as the steady-state duty-cycle and x/o and X2o, the steady-state inductor 
current, and capacitor voltage, respectively, are given by:
/
 I — (3-3)
C ^  ^ ^ h a d J
(3-4)
('c+^w)
In the following, these equations are solved analytically:
From (3-3):
(3-5)
Substituting (3-5) in (3-2) and solving for :
(3-6)
Substituting (3-6) in (3-5):
’’c l^oad (^ C h^ad )
Finally, Substituting (3-6) and (3-7) in (3-4):
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(3-7)
■ ' . (1 -  D) + — ----- (1 -  D)
ijL = ______ (^ c ± ^haJ )___________ ± -^ foat/_____________
(r, + r ^ ) D  + (r, + )(1 _  D) +
T  ± ^lu c td  (^C ± )
Let ^  . Rearranging terms in (3-8), (3-9) is obtained:
(r, + r^)D + (/^  + + ^ _ ^ ) ( l  _ D) +
(^ c ^haj)
L(D, Rioad) is the averaged boosting gain as a function of duty cycle and load 
resistance. Figure 3-4 shows F(D, Rioad) for the boost converter in the illustrative example 
for three different values of load resistance. Also, the operating points for Road-27 Q. 
before the input voltage disturbance and after -5.7V input disturbance are shown in 
Figure 3-4. This illustrates the reason behind the instability occurring in Figure 3-3. After 
the line voltage disturbance occurs the controller tries to recover by increasing the duty 
cycle and the system starts to recover but at some point, the small overshoot of the duty 
cycle beyond the peak of F(D, Rioad) decreases the output voltage. This, output voltage 
decrease forces the controller to increase the control effort trying to reduce the voltage 
error. This in turn decreases the output voltage as can be seen from Figure 3-4 leading to 
the voltage collapse and the controller continues to increase the duty-cycle to saturate at 
1.
It is obvious that any operating point beyond the peak of F(D, Rioad) for any Rioad is 
a statically unstable operating point. On the other hand, even if the operating point is to 
the left of this limit (statically stable), due to transient controller response, the voltage can 
still collapse and such a voltage collapse is a dynamic collapse because it caused by the 
dynamics of the system in the presence of the parasitic parameters even if  the system is 
small-signal stable at such an operating point. Dynamic collapse should be taken into 
account when designing the controller. Slower controls can avoid this collapse. However, 
a better solution as will be seen later is to limit the duty-cycle below the peak in 
Figure 3-4.
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Figure 3-4: Static characteristic of the boost converter (Illustrative Example)
The limited boosting ability of the converter due to parasitic parameters causes a 
limited range of operating points for the converter. Static voltage collapse is caused if the 
operating point is beyond the peak of the curves in Figure 3-4, by the parasitic parameters 
inducing the nonlinearity in the static characteristics of the boost system as shown in 
Figure 3-4. This collapse can not be avoided by control design.
Assuming that Tmax= T(Dmax, ^ w )  is the maximum averaged boosting gain of the 
converter for a given load resistance, Static collapse will occur when:
< (3-10)
Where R  is the desired regulated output voltage, v, is the perturbed line voltage. In this 
case, the controller continues to increase the duty cycle (control effort) until it passes 
Dmax point. Passing Dmax, the boost system starts collapsing.
The corresponding £>max is an important parameter because it defines the stable 
range of the duty cycle (which is strictly less than 1 in the presence of parasitic 
parameters). D^ax and (v, = R  / Fmax) determine the voltage collapse operating point. F^ax
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and Dmax can be found by partial differentiation of T{D, Rioad) with respect to D and 
equating it to zero for D = Dmex as follows:
3D -  -( f t  + D^s)R^ msx ~ R + To + ±-^±-)(l -  -/"C+Rx.,
— — 0 -  -  (1 -  D^^){r^s -  t'd) + H-1 n
7c + l^oad '' 7
ç^RhaJ 2) ) I ~-^ mm) _Q
7c ± Rhad + Rjoad
Rearranging terms in (3-11) and solving for :
<DJ2m M ± ^  (3-12)
V ^/oac/
Note that ro does not play a role in determining Dmax but it is involved in determining F 
and F max-
For£>,„ >0:
■^ /oacl ~  (^ l ^DS )^load  “  ^DS ) — ^ (3-13)
Hence, the minimum value for Rioad is given by:
R-ioad — 9 5(f  ^+ ^Qs) + + ^Ds) + 4^(f^ + (3-14)
For 7"c «  , then:
= 1- (T + D^S )
l^oad (3-15)
It is clear that for , the steady state duty cycle at which the boost converter
exhibits the maximum averaged gain depends only on the ratio o f inductor resistance plus 
MOSFET resistance to load resistance. And, the condition in (3-13) will be given by:
R-load — (7"i + ^Ds) (3-16)
For Rioad equal to the minimum value of
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^w(min) = 0-5(7-, + r^ s) +  0.5^(r, (3-17)
the stable range of the boost converter will be zero (D^ax =0) i.e., the boost converter is 
always operating in the unstable region for loads less than or equal this resistance value. 
r(Dmax, Rioad) Is plotted in Figure 3-4 as a boundary between stable and unstable regions, 
for Rioad ^ Riaad(mm) ■ Figuro 3-5 illustrates the stable duty cycle limit Dmax as a function of
1/ Rjaad for different fc values. It can be seen that Dmax decreases rapidly with increasing 
load current.
The stability regions will be studied for more practical load resistances for the 
illustrative example of Section (3-2) in terms of load current for nominal F, and R  of 
12V and 24V , respectively. Figure 3-6 shows the maximum boosting gain calculated 
using ((3-9) and (3-12)) as a function of load current for the boost converter of Section 
(3-2). It is seen that the boost gain reduces rapidly with increasing load. Decreasing 
boosting gain (F(D, Rhad)) with increasing load requires increasing F, to guarantee the 
desired output voltage and avoid the voltage collapse. This is depicted in Figure 3-7 
which shows minimum V, (R  / Fmax) needed to maintain the nominal output voltage 
without collapse. Alternatively in Figure 3-8, the sensitivity of the boost converter system 
for negative line voltage disturbance from the nominal F, =12V  is shown. For any 
negative disturbance beyond the limits shown in Figure 3-8, no normal controller with 
regulated output can avoid static collapse. It can be seen that the load limit for this boost 
converter is 3.35A. At this load limit, as can be noticed from Figure 3-8, the negative F, 
disturbance limit is OV and the boost converter system can not handle any negative line 
disturbance or any positive load disturbance. For this load current the boost converter 
should be redesigned using components with lower parasitic values. However, for loads 
between 2 and 3.35A  the boost system is very sensitive even for small disturbances and 
the converter redesign should be considered. For example, for Io=2.4A, the system will 
collapse for any negative line voltage disturbance beyond -1.86V  regardless of the 
controller used (but it can handle a positive line input disturbance of 6V, for example, 
quite well). Hence, the term “large disturbance” in a boost converter is a relative term and 
depends on the polarity of the disturbance and the load current being drawn, a point often 
missed in the simulations/experiments in the literature cited earlier.
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Figure 3-5: Stable duty cycle limit Dmax versus 1/Rioad
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Figure 3-6: Maximum boosting gain as a function of load current
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Figure 3-7: Minimum line input voltage required to avoid static output voltage collapse
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Figure 3-8: Negative V,- disturbance limit and load current limit
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Therefore, not withstanding what has been stated in the large signal stability literature 
(Section 3-1), it is impossible to guarantee global stability for boost converter control 
system with regulated output.
The issues clarified herein should be taken into account in the design phase of 
boost converters because the parasitic parameters induced nonlinearity and the voltage 
collapse operating point depend on the ratio of the load resistance to the parasitic 
parameters values not on the load resistance alone. Even though boost parameters with 
low parasitic parameter values can be selected for high power converters, the load 
resistance value is also small compared to the parasitic parameter values and therefore the 
problem of voltage collapse may be met in this case too.
3-4 Duty Cycle Saturation
As discussed in last section the stable operating range o f duty cycle is limited by 
Dmax <1- Hence, to avoid voltage collapse, the duty cycle should be saturated at Dmax not 
at 1. Anti-windup integrator to avoid integrator wind-up must be used. A saturation 
element will not cause a dynamic problem (limit cycles) if  the system is linearly stable. 
This can be shown by using the describing function (N) o f the saturation element. Even 
though due to the harmonics, the traditional describing function using only fundamental 
component and even the bias + sinusoid describing function [25] can not predict the 
amplitude and frequency of limit cycles accurately, these traditional describing functions 
N can always predict the presence of limit cycles. Since the gain o f saturating element in 
the linear region is always 1, and -1/N always starts from -1 in all such cases, hence, if 
the system is linearly stable then there is no limit cycle.
As an example, for Rioad=10f2 , Dmax =0.7916, the negative disturbance limit is - 
1.8583V. Using saturation element at Dsat = Dmax will prevent any possibility of dynamic 
collapse completely and cause steady error instead of static collapse for disturbances 
beyond -1.8583 V. Steady state voltage error is shown in Figure (3-9) for different values 
of input voltage disturbances beyond the limit with the controller given earlier in (3-1).
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Figure 3-9; Steady state error with £)^ar=-Dmax=0.7916 (Rioacr'^OQ)
3-5 Simulation Results
A  PWM switched nonlinear circuit model is used to verify the derived formulae, 
saturation and disturbance limits by simulations. In the illustrative example of Section (3- 
2), dynamic collapse occurred for Rioad = 27 f2 and for input disturbance of -5.7 V. For 
Rioacr27Q., we have Dmax =0.8736 and the line disturbance limit is -5.8651V. Using 
saturation limit at D^ at = Dmax =0.8736 prevents dynamic collapse as shown in Figure 3- 
10. In Figure 3-10, a voltage disturbance of -5.7V is applied at t-0.02s and a disturbance 
of 6V is applied at t=0.055s. To verify the derived formulae and examine the disturbance 
limits, shown in Figure (3-8), Rioad='^ OQ. (Iq=2.4A, Dmax =0.7916, Fmax=2.4238) will be 
used. For this case the disturbance limit is -1.8583 V. First, the boost system will be 
examined for an input voltage disturbance of -1.85V which lies in the stable disturbance 
region of Figure 3-8 and very close to the limit, for which the linearized model and 
controller predict a gain margin of 6.44 dB and phase margin of 58.7°. The negative input 
voltage disturbance is applied at t=0.03s in Figure 3-11 and the system shows stable 
performance and no collapse happens. A line disturbance of -2V which lies in the 
unstable disturbance region of Figure 3-8 and very close to the limit is applied in Figure 
3-12 at t=0.03s. Obviously, static collapse occurs when controller is not correctly 
saturated and no controller can stabilize the system  for this sm all disturbance. U sin g  
saturation element at Dsat = Dmax =0.7916 prevents static collapse with small steady state 
error for this case as shown in Figure 3-13. The steady state error increases with 
increasing input voltage disturbance beyond the limit as shown in Figure 3-9. Both Figure 
3-9 and Figure 3-8 have been verified by simulation using the switched nonlinear model.
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Figure 3-10: Output voltage response (avoiding dynamic collapse o f Figure 3-4, 
=0.8736)
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Figure 3-11 : Output voltage response to input voltage disturbance o f -1.85 V, D <  Dn
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Figure 3-12: Output voltage response to input voltage disturbance o f -2V, D >  D„
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Figure 3-13: Output voltage response to input voltage disturbance of -2V, (D > Dmax with 
Dsat ~ Dmax)
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3-6 Passivity Based Intesral Control Vs. the Proposed Controller
In this section the performance o f the passivity based integral control designed in 
[23] is compared with that o f the proposed linear controller designed following the design 
guidelines from Chapter 2 o f this thesis. It is claimed in [23] that the designed passivity 
based integral control guarantees global stability.
The control law that guarantees the passivity of the closed loop system is given in 
[23] by:
= (3-18)
Where y  = v j  -  i^v + k{y^+  d[v){d[z + Li)
d  : duty cycle ( duty cycle deviation from the nominal duty cycle) 
dy. nominal steady state duty cycle,
Ve : nominal steady state output voltage,
4 : nominal steady state inductor current,
V : output voltage incremental deviation from the nominal output voltage, 
i : inductor current deviation from the nominal,
Vg-. nominal input voltage, 
k : constant value, 
dz
and
dt
=  V
y
y
T < -
( 1 - ^ J
(3-19)
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The function ^  is used to incorporate the nonlinearity effect caused by the duty 
cycle saturation between 0 and 1 (due to PWM) by saturating the duty cycle deviation {d) 
from the nominal within {-de, \-de\. was chosen as 0.003 using the root locus of the 
linearized loop gain of the controlled system with k =500 in [23].
The boost converter parameters used in [23] are Vi=Vg=l2 V, Tg= Vg=24 V, L=200 
pH, C=200 pF, tl=0.22 fl, fs=50 KHz. Parasitic parameters are not included in the 
analysis and the design of the controller parameters in [23] and only t l  is used in the 
simulation.
The proposed controller has been designed using the design guidelines from 
Chapter 2 of this thesis with the following parameters;
W,=2, W=2000, Tn=0, 1/7=1788.854 rad/sec, a=0.05, Kc=0.l, K,=0.042
Note that Tp= 0 because the boost converter with rc =0 has a low-pass filter 
characteristic and, hence, there is no need to include extra low-pass filter in the 
controller. Figure 3-14 shows the frequency response of the controlled system loop gain 
with a gain margin and phase margin of 16 dB and 80.4°, respectively. The linear 
controller is given by:
" o.2(5 + 1789)(5 + 1000)K =
.y(.9 + 3.578x10^)
0.042 (3-20)
Bode D agram
G m » 16 dB (at 1.65e+004 r a d /s e c ) , Pm » 80.4 deg  (at 2 .79e+003 rad /sec )
-50
S  270
160
lo' 10" 10 ' 10'10' 10
Frequency (rad /sec )
Figure 3-14: Frequency of the designed controlled system loop gain
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Passivity based integral control has some drawbacks, comparing to the proposed linear 
controller, which can be summarized as follows:
1- A nonlinear controller with analog multiplication comparing to the simple linear 
proposed controller.
2- It requires a current measurement to obtain the inductor current deviation
3- Slower dynamic response comparing to the response o f the designed linear 
controller as will be seen in the next subsection.
3-6-1 Simulation Results:
The performance of the passivity based integral control and the proposed controller 
will be judged based on the same disturbances applied in [23]. A -5 V line voltage 
disturbance, which is considered as a large disturbance, is used in [23] to examine the 
performance of the controlled system. However, this disturbance is applied as a F, 
transition from 17 V to 12 V and then from 12 V to 17 V which does not reveal the 
performance of the system, during the nominal operation (F=12V), for practical 
disturbances that might excite the boost converter nonlinearity leading to unstable 
behavior. The load disturbance used in [23] is equivalent to -2Q Rioad step from 10 D to 8 
Q and then a disturbance of +2 Q to return to Rioad of 10 £2 which is the nominal.
Figure 3-15 illustrates the output voltage performance of the both controllers for a 
line voltage disturbance equivalent to a F, transition from 17 V to 12 V at t=0.05s, and 
from 12 V to 17 V at t=0.1s. Figure 3-16 presents the output voltage performance o f the 
controllers for an Rioad disturbance from 10 £2 to 8 £2 at t=0.05s and then from 8 £2 to 10 
Q at t=0.1s.
As can be seen from Figure 3-15 and Figure 3-16 the proposed simple linear 
controller illustrates a superior performance to that of the passivity based integral control 
using only voltage measurements.
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(a) Passivity Based Controller
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(b) Proposed Linear Controller 
Figure 3-15; Output voltage performance for line voltage disturbances
'8 .
(a) Passivity Based Controller
(b) Proposed Linear Controller 
Figure 3-16: Output voltage performance for load disturbances
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3-6-2 Global Stability:
As stated before the passivity based integral control designed in [23] is claimed to 
be globally stable; however, it is concluded in Section 3-3 that it is impossible to 
guarantee global stability for boost converter control with regulated output. Also, the 
term “large disturbance” is a relative term which depends on the polarity o f the 
disturbance, parasitic parameters, load resistance and, also, on the operating point at 
which the disturbance is applied which is logically assumed to be the nominal in Section
3-3.
Applying the new formulae derived in Section 3-3 on the boost converter 
parameters used in [23] with rL=0.22£2 and Rioa(r^OQ., it is found that:
Fmax =3.371 (Maximum boosting gain)
Dmax =0.8517 (Maximum stable duty cycle)
V i ( m i n ) = 7 . 1 2  V  (Minimum F, required to avoid static collapse)
-ve Vdis= -4.88V (Negative disturbance limit)
Hence, static voltage collapse will occur for a -5V line voltage disturbance when 
the boost converter operating at the nominal input operating point o f F,—12V has its line 
voltage changed to 7V. Figure 3-17 shows the voltage collapse o f the boost converter 
system controlled by the passivity based controller. Figure 3-18 illustrates the 
performance of the proposed controller and the passivity based controller after 
incorporating a saturation element with Dsai=Dmax-
>
0.40.25 0.350.05
T im e  (s )
Figure 3-17: Vo performance for -5 line voltage disturbance (Static voltage collapse)
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Figure 3-18: Vo performance with Dsa(=Dmax (avoiding static collapse)
Moreover, for practical (non-ideal) MOSFET (IRFP250) and DIODE (MBR 1660) 
used in the experimental setup o f [23] with ros and m of 0.0850 and about 0.060, 
respectively, Dmax is 0.8254 and the system will collapse for any negative line voltage 
change beyond - 3.6772V from the nominal 12V.
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Chapter 4 
Experimental Setup and Results
The performance of the controller designed using the design guidelines in Chapter 2 
and the static characteristics of the boost converter derived in Chapter 3 are verified 
experimentally in this chapter. In Section 4-1 the boost converter system experimental 
setup and the experimental static characteristics will be investigated. Controller design 
and implementation are discussed in Section 4-2. The experimental results illustrating the 
performance of the control system for load disturbances will be presented in Section 4-3. 
In Section 4-4 the experimental circuit used to apply the line voltage disturbances along 
with the experimental response of the controlled system is presented. System 
performance for the worst case disturbances is illustrated in Section 4-5.
4-1 Boost Converter Experimental Setup and Static 
Characteristics
Figure 4-1 shows the synchronous boost converter used in the experimental setup. 
This boost converter operates on a nominal line voltage of 12V with a nominal output of 
24V and switching frequency (fr) of 50 KHz. The boost converter components used in the 
experimental setup are as follows:
Inductor (L) ('FIT106-6): FIT 106-6 is a toroidal inductor which is specifically designed 
to minimize transients with a minimum inductance of 70.05 pH at no bias and 35.3 pH 
when biased at the rated DC current of 9.7 A with rL(DC) =0.024 Q according to its 
manufacturer. The inductance measured in the laboratory, using a Z-meter, was 74 pH at 
no bias. Three inductors connected in series is used in the experimental setup producing 
an inductance of 222 pH with rL(DC) =0.072 Q. The total inductor equivalent resistor xu
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however, should include the core loss and the ac resistance. “Core loss measurements are 
difficult because they involve the estimation of the hysteresis loop areas. Many inductor 
manufacturers do not supply this data; however, curves are available from ferrite 
manufacturers, to help estimate the core loss, if the ferrite core type is known [26]”. The 
total inductor equivalent resistance will be calculated using the experimental static 
characteristic curve matching later in this section. An inductance value of 222 pH is used 
in the control design and simulation which is practically the maximum possible 
inductance for the implemented setup.
Capacitor (C) (Panasonic-FM Series): It has a value 220pF, 50V with rc (ESR) = 
0.020 .
Diode M URI520: This diode turns ON during the dead time when both MOSFETs are 
OFF (about 0.6 ps). In nominal operation Si is ON while 8 2  OFF or vice versa. However, 
practically there is a dead time when both S] and 8 2  are OFF. In this time, rather than 
depending on the slow substrate diode of the M 08FET, the fast diode MURI 520 turns 
ON.
MOSFET (IRF450): Power M 08FET with V^gg^lOO V, Id=28 A and rDS(on)=0.07O. 
Load Resistor (Rinari) (MPS930): 50 O (30 W, 1%) low inductance type is used as the 
nominal load.
Input Capacitor Cin: A 2200 pF capacitor used to maintain the line voltage constant and 
to reduce the dynamic effect of the power supply. This capacitor is used in the 
experimental setups for static characteristics, load disturbance and worst case 
disturbances tests. In line voltage disturbance test this capacitor value is dropped to a 
lower value and is discussed in 8 ection 4-4.
L
Vi 5= Ci,
M U R  1520  D
 ^
T ir
I R F 5 4 0  I S 2
S,
K]
I—
IRF540
C Koad 
MPS930
Vo
Figure 4-1; 8 ynchronous Boost Converter used in the experimental setup
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Detailed experimental setup for boost converter and driver circuits are shown in 
Appendix-A (Figure A-1).
Open-loop boost converter system was used to measure the static characteristic of 
the boost converter. This technique is also used to estimate rL. To avoid high current at 
the input of the uncontrolled boost converter an extra protection resistor of 1 D (2  x 0.5 D 
MPS9100) is added in series with the inductor to limit the input current approximately 
within the nominal operating range. Also, for the same purpose an input voltage (F,) of 
6V was used in this experiment. The experimental static characteristics o f the boost 
converter are shown in Figure 4-2 for Rioad of 50 D and 25 D along with the calculated 
characteristics. Theoretical averaged boosting gain has been calculated using equation (3- 
9) with, rDs=rDsi=0.07 D, ro=rDS2=0.07 D and rc =0.02 D. For the case o f RioacT 50 D, 
rc= 1.15 shows the best match between the calculated and the experimental data, while 
rc= 1.12 D results in the best match for Rioacr'^5 D. Hence, rc=0.15 D for RioacT 50 Ü and 
R/oacnO. 12 Q for Rioacr'25 D. Practically, determining an accurate exact value for rc is 
quite hard due to the difficulty of matching an accurately calculated value with 
measurements done in a noisy environment in the presence o f other practical factors like 
the other temperature dependent components’ tolerances and the measurements error. 
Also, increasing the inductor bias current (at Rioacr"25 Q instead of RhacT^O Q.) decreases 
the hysteresis loop created over the switching period which in turn reduces the core loss 
associated with the hysteresis loop resulting in smaller rL. Also, the determined r t  is a 
bulk parameter in that all parasitics not modeled explicitly are lumped into this 
parameter. Hence, the averaged value o f rL=0.135D is considered as an estimate of the 
inductor resistance.
Figure 4-3 shows the final boost converter static characteristics with rL=0.135 D. 
Using the formulae derived in Section 3-3, the static characteristics for RioacT 25 D can be 
summarized as follows:
Fmax =5.5 (Maximum boosting gain)
Dmax -  0.9094 (Maximum stable duty cycle)
Vi(min) = 4.37V (Minimum Vi required to avoid static collapse)
-ve Vdis=- 7.63V (Negative disturbance limit)
71
3.5
O Experimental
  l^oad^ s^n
2.5
u
0.5
0 0.1 0.3 0.4 0 .5  0 .6  0,70.2 0.8 0.9 1
Duty Cycle (D)
Figure 4-2: Experimentally measured static characteristics vs. the calculated 
characteristics (with an additional input series resistance of 1 Q)
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Figure 4-3: Static characteristics with rL=0.135Q
It is obvious that the boost converter can statically handle a 100% load disturbance 
and a 50% line voltage disturbance individually and simultaneously with a nominal 
operating conditions o f F,=12 V, Fo=24V and Rhacf^ 50 fi. The robust controller design to 
handle these disturbances is presented in the next section.
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4-2 Controller Desisn and Implementation
A  PI plus phase lead compensator controller has been designed according to the 
guidelines presented in Chapter 2 (Section 2-3-2). The designed controller parameters are 
as follows:
Kp=A.S, Æ;=4800 1/sec , 7^=7.92x10“^  sec, 1/T- 1245.49 rad/sec, a  =0.05, Kc- 0.1, 
7C=T042
This controller guarantees a gain and phase margin of 19.6 dB and 60.6°, 
respectively. For the worst case stability, with L=222 pH, C=176pF (220-20%), Vf=6 V  
(50% line voltage disturbance) and Rioatf^'lSO. (100% load disturbance), this controller 
ensures a gain and phase margins of 5.12 dB and 29°, respectively.
The detailed controller circuit is illustrated in Appendix-A (Figure A-2). As can be 
seen from Figure A-2 the controller filter is implemented as a separate unit directly 
before the PI controller, to gain more flexibility in setting the proportional gain, which 
results in a good match to the theoretical frequency response of the designed system as 
illustrated in Figure 4-4. Figure 4-4 shows the frequency response of the loop gain 
calculated using the implemented controller and that calculated using the theoretical 
calculated controller with the gain and phase margin of the implemented system.
The lead compensator is implemented as shown in Figure A-2 using Rn=82 KQ, 
C4= 0.01 pF, Ri8=4.1 KQ and Cs=0.01pF which results in:
1/T =1/(R i7C4)=1219.512 rad/sec
l/aT=l/(RigC 5)= 24390.244 rad/sec
a= 0.05
Kc~C'slCi^— 1
The lead compensator gain Kc is designed as 0.1 which is achieved inherently by 
the equivalent gain of the PWM unit (ifpwm= 0.1) [27] with a saw-tooth peak to peak
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voltage of 10 V. Again, the implemented lead compensator shows a good match between 
the experimentally implemented controller and the theoretical controller in Figure 4-4. 
Note that in Figure A-2 the controller is implemented in stages for academic purpose to 
show the functionality o f each stage; however, for industrial applications, the controller 
filter and scaling gain can be included in one compact PI controller stage.
Bode Diagram
Gm= 19.5 dB {at 3.096+004 rad/sec) , Pm = 60.4 deg (at 5.55e+003 rad/sec)
Designed Controller 
Implemented Controller40
-40
-60
360 TT
270
r  180
54 62 3
10 10 1 0 ' 1010 10 '
Frequency (rad/sec)
Figure 4-4; Loop gain frequency response using the theoretically designed controller and 
the experimentally implemented controller
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4-3 Load Disturbances Exyerimental Results:
Figure 4-5 shows the experimental setup used to apply load disturbances. Figure 4- 
6(a) illustrates the simulated output voltage performance for a 100% load disturbances 
applied as step change from 50Ü to 25 Q at t-0.03 s and then from 25 Ü to 50 Ü at 
t=0.055 s. Figure 4-6(b) present the experimental output voltage performance for the 
same applied disturbances. The amplified filtered negative error voltage measured at the 
input of the PI controller is shown in Figure 4-7. Figure 4-8 shows the detail of the 
simulated and the experimental output voltage performance for the negative and the 
positive load disturbances, individually. Both Figure 4-6 and Figure 4-8 exhibits a good 
match between the simulation results and the experimental results.
+
Vi,
±L  f in  
~2200nF
L
_rWY-y\.
IR F540
M UR1520 D
— D+— 1
T ir
IR F540
t^ load 
5on 
MPS930
+
Vo
son
MPS930
h Load disturbance driving signal
1RF540
Figure 4-5: Load disturbance experimental setup
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Figure 4-6: Output voltage performance for 100% load disturbances with Vt=l2 V
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Figure 4-7: Amplified negative error voltage measured at the input of the controller
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Figure 4-8: Output performance for 100% load disturbances (Magnified)
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4-4 Line Voltase Disturbances Experimental Results:
Figure 4-9 shows the experimental setup of the circuit used to apply the line voltage 
disturbance. When the MOSFET S is turned ON using the isolated driving signal [28], 
the output voltage will switch to Vsi (12) V which turns off the output diode Dg. On the 
other hand when the MOSFET is turned OFF by the isolated driving signal the diode Dg 
will turn ON to supply the load current, switching the output voltage from Vgi (12V) to 
Vs2 -  (diode voltage drop). Practically, Vg2 should be chosen greater than 6V to 
compensate for the diode voltage drop.
Figure 4-10 illustrate the output voltage Vg of the switching circuit supplying a 
resistive load (50 Q) with output voltages Vg of 12V and 6 V.
  +
Vsi -
(12V)
IRF540
I T T
$  D;
MUR 1520
V g
Signal
-  V g 2
( 6 V )
Figure 4-9; Circuit setup used to apply voltage disturbances
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• 1 • 1 • 1 • 1 • 1i • 1 • 1 • 1 • 1 • . 1.1.1.1. 1 • 1 ■ 1 • 1 • 1 ■ i1 • 1 ■ 1 • 1 ■ Hj- 1 ■ 1 • II . 1i l l ' l l ' • 1 • 1 ■ 111 ■ j■ 1 ■ I -1 ■ 1 ■ I'11:11'
Figure 4-10: Output voltage (Vg) with a low resistive load
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However, when this circuit is used to supply the boost converter, the effect of the 
input capacitor Cm of the boost converter will change the output behavior of the designed 
circuit significantly as illustrated in Figure 4 - 1 1 .  In Figure 4 - 1 1  C m = 4 7 0 p F  is used 
instead of C j n - 2 2 0 0  pF shown in Figure 4 - 5 .  The behavior exhibited in Figure 4 - 1 1  can 
be explained as follows;
Mode 0 (t=to): At t=to the switch S is turned ON and the Cm starts to charge from 
(6V) to Vsi (12V) with a small time constant determined by the roscoN) and Cm which 
results in a relatively sharp step in Vg.
Mode 1 (r„ < r < t i ) :  During this mode the switch S is ON and the diode Dg is OFF 
charging the boost converter input capacitor (Cm) to Vg=Vgi.
Mode 2 (r, < r < ^2 ): At t=ti the switch S is turned OFF and Cm starts to discharge, with a 
time constant determined by the boost converter component values and Cjn, supplying the 
current required by the boost converter. During this mode Dg is OFF too because 
Vg>Vg2.
Mode 3 {tj < t <T) :  By the time r=C Cm will be discharged to 6 V and diode Dg starts to 
conduct supplying the boost converter with the required current.
A1 5 . 0 0 V / 1781 5 . 0 0 g / S n g l f f l l  STOP
■w*".—4-
—ft-
t¥tn
I I
• 14 - 1 ■ I • I ■ I ■ j ■ I • i'-1 ■ I ■ i • I • I • I ■ 1 
t=tj t=t2 i I-I' I I I I I-I'
Figure 4 - 1 1 ;  Vg performance with C m = 4 7 0  pF
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Hence, a Cin with smaller capacitance is used to obtain a sharper change from 12V 
to 6V. A value o f 60 pF suffices for this purpose. Figure 4 -12(a) shows the simulated 
output voltage response to 50% change in line voltage from 12V to 6V at t=0.3s and then 
from 6V to 12V at t=0.55 s. Experimental output performance, using C,n =60pF, along 
with the boost converter line voltage change is presented in Figure 4 -12(b). Figure 4-13 
presents the amplified filtered negative error voltage, measured at the input of the 
controller, along with F, waveform.
Figure 4-12 illustrates a good match between the simulated and the experimental 
output responses with a slightly larger undershoot in response to the negative F, 
disturbance. This slight deviation from the simulation results is due to the ringing of F/ 
and Vs2 at the beginning of Mode 3 (pg. 79) when diode Dg starts to conduct. This ringing 
behavior is a result of the sudden step change in the output current of the power supply 
Vg2 from OA to a steady state current of larger than 2 A. This current builds up with a 
dynamic behavior (ringing) determined by the output impedance o f Vg2 , stray inductance 
of wires. Diode Dg resistance, and by the dynamics o f the boost converter system. Figure 
4-14 shows the detail o f F, falling edge ringing along with the experimental output 
voltage response. The dynamic responses o f the power supply Vg2 and F, waveform are 
illustrated in Figure 4-15. The dynamic effect o f the supply Vg2 on F  waveform and on 
the output voltage performance are clearly demonstrated in these figures. On the other 
hand, for F  rising edge, Vgi will apply a voltage difference o f 6V on the capacitor Cm 
which will charge to 12V relatively fast through the MOSFET S in Figure 4-8.
Figure 4-16 shows the detail o f the simulated and the experimental output voltage 
performance for the negative and the positive voltage disturbances, individually.
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Figure 4-12: Output voltage performance for 50% voltage disturbance disturbances
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Figure 4-13: Amplified negative error voltage measured at the input of the controller
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Figure 4-15: Vsi dynamic response and F  waveform
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Figure 4-16: Output performance for 50% line voltage disturbances (Magnified)
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4-5 Worst Case Disturbances Expérimental Results
The control system is tested for worst case disturbances by applying 100% load step 
to the boost converter operating with a line voltage of 6V. Experimental setup is shown in 
Figure 4-5 with Vj-6Y. Figure 4-17(a) shows the simulated performance of the output 
voltage for a 100% load disturbance applied as Rhad step change from 50Q to 25 Q at 
t=0.03 s and then from 25 Q to 50 Q at t=0.055 s. The line voltage used throughout this 
experiment is 6V. The experimental performance of the output voltage for the same 
disturbances and line voltage is shown in Figure 4-17(b). Figure 4-18 presents the 
amplified filtered negative error voltage measured at the input of the controller. Figure 4- 
19 illustrates the detail of the output voltage performance for negative and positive 
disturbances individually. A good match between the simulated and experimental output 
response can be noticed from Figure 4-17and Figure 4-19.
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Figure 4-17: Output voltage performance for worst case disturbances
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Figure 4-18: Amplified negative error voltage measured at the input o f the controller
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Chapter 5
Future Work and Conclusions
5-1 Future Work:
A simple linear controller for the DC-DC boost converter designed using the classical 
frequency response design method is proposed in this thesis. This controller achieves a 
superior performance to that of the Hoo, p synthesis and passivity based integral control. 
New non-iterative formula have been derived to calculate the voltage collapse point and 
the operating regions for any given boost converter. The proposed controller and the 
derived formula have promising applications in isolated switch-mode converters 
especially the flyback converter. Flyback converter is derived from the buck-boost 
topology which has a similar non-minimum phase dynamic nature and, also, static 
characteristics of the boost converter with wider range o f practical application in 
industry. However, for flyback converter, the transformer leakage inductance, 
magnetizing inductance and transformer losses should be taken into account in the 
modeling of the converter and the design of the controller. Moreover, the formulae 
derived in this thesis to calculate the static characteristics and voltage collapse point 
should be extended for the flyback topology to incorporate the transformer parasitic 
parameters and the snubber circuit resistive parameters. The extended formulae will be 
very valuable in choosing the flyback converter component values and in the design of 
the transformer and the snubber circuit to avoid the voltage collapse and guarantee the 
required stable operating region corresponding to the expected disturbances.
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5-2 Conclusions:
The main achievements and conclusions of this thesis can be summarized as follows:
1. Simple and robust controller is proposed.
2. Simple and easy-to-use design procedure is developed using classical frequency 
response approach.
3. For small disturbances, simulation shows that the proposed controller is better 
than the most recognized Hœ controller in literature.
4. For large disturbances, the proposed controller achieves excellent performance 
compared with passivity based integral control.
5. Boost converter parameter deviations, disturbances (magnitude and polarity) that 
can lead to worst case stability frequency response have been investigated. This 
can be used in the robust design of the boost converter controller instead o f the 
unstructured uncertainty used currently in the literature which leads to 
conservative results.
6. Non-iterative formulae for static nonlinear characteristic curves and voltage 
collapse point o f the boost converter considering parasitic parameters have been 
derived.
7. It is shown that there is a limited stable range for duty cycle beyond which the 
converter exhibits unstable operating points.
8. Small signal analysis does not reveal the instabilities due to transient controller 
excursions into the unstable operating regions and often reveals adequate gain and 
phase margins.
9. For a given boost converter, the load limit and the line disturbance limit 
corresponding to a given operating point have been delineated and no normal 
controller can avoid instability beyond these limits.
10. Consequently, the term “large disturbance” must be scaled for each converter.
11. Disturbances applied to the converter in the literature cited for testing the 
designed controllers are often inappropriate from this point of view
12. It is impossible to achieve global stability with regulated output voltage for a 
boost converter.
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13. The static characteristic curves and the corresponding equations obtained through 
the analysis o f this thesis enables choosing of the boost components in the design 
phase talcing into account the range of disturbances, and leads to good choice of 
operating point for the converter.
14. It is shown that a controller in combination with a saturation limit on the 
maximum duty cycle derived in this thesis provides robust performance in the 
face o f appropriate disturbances.
15. The static characteristic formula of the boost converter and the proposed 
controller are experimentally verified.
89
Bibliography
[1] J. Alvarez-Ramirez, I. Cervantes, G. Espinosa-Perez, P. Maya, A. Morales, “A Stable 
Design of PI Control for DC-DC Converters with an RHS Zero,” IEEE Transactions on 
Circuits and Systems-I: Fundamental Theory and Applications, Vol. 48, N o.l, pp. 103- 
106, January 2001.
[2] S. Arulselvi, G. Uma, M. Chidambaram, “Design o f PID controller for boost 
converter with RHS zero,” The 4th International Power Electronics and Motion Control 
Conference 2004-IPEMC 2004,Vol. 2, pp. 532 -537, Aug. 2004.
[3] B. A. Ogunnaike, W. H. Ray, "'Process Dynamic Modeling and Control^  Oxford 
University Press, New York, 1994.
[4] R. Naim, G. Weiss, S. Ben-Yaakov, “Ha, Control of Boost Converters,” Proc. APEC 
Conf, pp. 719-722, 1995.
[5] R. Naim, G. Weiss, S. Ben-Yaakov, “Ha, control applied to boost power converters,” 
IEEE Trans. Power Electron., Vol. 12, pp.677-683, July 1997.
[6] G. F. Wallis, R. Tymerski, “Generalized Approach for p. Synthesis of Robust 
Switching Regulators,” IEEE Transactions on Aerospace and Electronic System Vol. 36, 
No.2, pp. 422-431, April 2000.
[7] E. Vidal-ldiarte, L. Martinez-Salamero, H.Valderrama, and F. Guinjoan, “Ha, Control 
of DC-to-DC Switching Converters,” in Proc. IEEE Int. Symp. Circuit and Systems, 
1SCAST999, pp.238-241,1999.
90
[8] E.Vidal-ldiarte, L Martinez-Salamero, H.Valderrama-Balavi, F.Guinjoan, J.Maixe, 
“Analysis and Design of Control o f Nonminimum Phase-Switching Converters,” 
IEEE Transactions of Circuits and Systems-1: Fundamental Theory and Applications, 
Vol. 50, No. 10, pp. 1316-1323, October 2003.
[9] G. Escobra, R. Ortega, H. Sira-Ramirez, J-P. Vilain, 1. Zein, “An Experimental 
Comparison of Several Nonlinear Controllers for Power Converters,” IEEE Control 
System Magazine, Vol. 19, No. 1, pp. 66-82, February 1999.
[10] R.D. Middlebrook, S. Cuk, “A general Unified Approach to Modeling Switching 
Converter Power Stage,” IEEE Power Electronic Specialists Conference Record, pp. 18- 
34, 1976.
[11] S. S. Ang, "Power-Switching Converters," Marcel Dekker, Inc., 1995.
[12] K. Natarajan, J. Qiu, “Sampled-data Modeling of PWM Boost Converters in 
Continuous and Discontinuous Inductor Current Modes,” Proc. CCECE 2006, pp. 247 - 
250, Ottawa, May 2006.
[13] A. Reatti, M. K. Kazimierczuk, “Small-Signal Model o f PWM Converters for 
discontinuous conduction mode and Its Application for Boost Converter,” IEEE 
Transaction on Circuits and Systems-1: Fundamental Theory and Applications, Vol. 50, 
No. 1, pp. 65 - 73, Jan. 2003.
[14] M. Green, D. J. N. Limbeer, "Linear Robust Control," Prentice Hall, 1995.
[15] S. Buso, “ Design o f a Robust Voltage Controller for a Buck-Boost Converter Using 
p Synthesis,” IEEE Transaction on Control Systems Technology, Vol. 7, No. 2, pp. 222- 
229, March 1999.
[16] K. Ogata, "Modern Control Engineering," 3^ *^ edition, Prentice Hall, 1997.
91
[17] G. Balas, J. Doyle, K. Glover, A. Packard, R. Smith, “ fi-analysis and synthesis 
toolbox," MuSyn Inc. and The Math Works Inc., 2001.
[18] http://www.ece.lsu.edu/kemin/Chapter8 Files/frame.htm. Supplement to textbook 
“Essentials o f Robust Control” by K. Zhou.
[19] F. D. Tan, R. S. Ramshaw, “Instabilities o f a boost converter system under large 
parameter variations,” IEEE Trans. Power Electronics, Vol. 4, No. 4, pp. 442-449, 
October 1989.
[20] H. Chung, A. loinovici, “Design of feedback gain vector o f two-state basic PWM 
multifeedback regulators for large-signal stability,” IEEE Transactions on Circuits and 
Systems-1: Fundamental Theory and Applications, Vol. 44, No. 8, pp. 676-683, August 
1997.
[21] F. Chen, X. S. Cai, “Design o f feedback control laws for switching regulators based 
on bilinear large-signal model,” IEEE Trans. Power Electronics, Vol. 5, No. 2, pp. 236- 
240, April 1990.
[22] R. Leyva, L. Martinez-Salamero, H. Blavi, J. Maixe, R. Girla, F. Guinjoan, “Linear 
state-feedback control o f boost converter for large-signal stability,” IEEE Transaction on 
Circuits and Systems-1: Fundamental Theory and Applications, Vol. 48, No. 4, pp. 418- 
424, April 2001.
[23] R. Leyva, A. Cid-Pastor, C. Alonso, 1. Queinnec, S. Tarbouriech and L. Martinez- 
Salamero, “Passivity-Based Integral Control of a Boost Converter for Large-Signal 
Stability,” lEE Proc.-Control Theory Application, Vol. 153, No. 2, pp. 139-146, March 
2006.
92
[24] J .W. Kimball, T. L. Flowers, and P. L. Chapman, “Low-Input Voltage, Low- 
Power Boost Converter Design Issues,” IEEE Power Electronics Letters, Vol. 2, No. 3, 
pp. 96-99, September 2004.
[25] D. P. Atherton, "Nonlinear Control Engineering," Van Nostrand Reinhold, 1982.
[26] T. Eichhorn, “Estimate Inductor Losses Easily in Power Supply Design,” Power 
Electronics Technology, pp. 14-24, April 2005. http://www.powerlectronics.com.
[27] N. Mohan, T. M. Undeland, W. P. Robbins, "Power Electronics Converters, 
Applications and Design," John Wiley & Sons, Inc., 2003.
[28] K. Natarajan, “Engi. 0554, Power Electronics- lecture notes,” Lakehead University, 
2007.
93
Appendix A 
Experimental Setup
Experimental circuit diagrams are given in this appendix. Figure A-1 illustrates the 
boost converter circuit along with the driving circuit and the synchronization circuit. 
Synchronization circuit is used to generate the driving signals for MOSFETs Si and S2 . 
Figure A-2 shows the circuit diagram of the controller. Duty cycle saturating circuit is 
shown in Figure A-3
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